FPGA verification system of PD (USB Type-C Power Delivery) protocol chip

A protocol chip and verification system technology, which is applied in the field of FPGA verification system, can solve problems such as unsatisfactory interfaces, and achieve the effect of being suitable for popularization and application, realizing speed and efficiency

Pending Publication Date: 2018-09-28
AMICRO SEMICON CORP
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the FPGA interface cannot meet the requirements of the Type-C interface physical layer PHY, and cannot be directly connected to PD protocol devices for testing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA verification system of PD (USB Type-C Power Delivery) protocol chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0010] The technical solutions in the embodiments of the present invention will be described in detail below with reference to the drawings in the embodiments of the present invention. It should be understood that the specific embodiments described below are only used to explain the present invention, not to limit the present invention.

[0011] Such as figure 1 As shown, an FPGA verification system for a PD protocol chip includes an FPGA verification board, a Power chip and a PD-PHY chip. The Power chip is connected to the PD protocol device. The FPGA verification board is connected to the Power chip and the PD-PHY chip respectively. The PD-PHY chip is connected to the PD protocol device through a Type-C interface. Wherein, the FPGA verification board includes a PD protocol module and a PD-PHY transfer module connected to each other.

[0012] The PD protocol module is connected to the Power chip, and is used to send a voltage control signal dac_req to the Power chip to co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an FPGA verification system of a PD (USB Type-C Power Delivery) protocol chip. According to the system, a PD-PHY switching module is added inside an FPGA verification board, aPD-PHY chip is added outside the FPGA verification board, and thus the FPGA verification board and PD protocol equipment can be in direct bridge connection for FPGA verification. The problem that "the FPGA verification board cannot be directly connected with the PD protocol equipment for scheme testing" is solved, rapidity and high efficiency of FPGA verification of the PD protocol chip are realized, and the system is suitable for promotion and application.

Description

technical field [0001] The invention relates to the field of communication testing, in particular to an FPGA verification system of a PD protocol chip. Background technique [0002] The USB Type-C Power Delivery protocol (hereinafter referred to as the PD protocol) is a power transmission protocol based on the Type-C interface. USB-PD can support a maximum power transmission of 100W (20V / 5A), and at the same time support power supply role switching, which can meet the power supply requirements of most electronic devices. In order to unify the current mixed charging interface and charging protocol and reduce the waste of charging adapters and wires, the USB-IF organization has standardized the new version of the USB Type-C interface, which will not allow voltage adjustment through non-USB-PD protocols. Google also It is emphasized in the Android 7.0 OEM specification that fast charging technology must support USB-PD. Since the USB-IF launched the Type-C interface, the flags...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50G06F13/42
CPCG06F13/4282G06F30/398
Inventor 赵旺
Owner AMICRO SEMICON CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products