Array substrate and display panel
An array substrate and display panel technology, applied in optics, instruments, electrical components, etc., can solve problems such as abnormal resistance, open circuit or short circuit, and affect the yield rate of thin film transistor liquid crystal display products, so as to reduce the probability of electrostatic damage, The effect of improving product yield
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0022] Example one
[0023] See figure 1 , figure 1 Schematic diagram of the wiring planar structure of the array substrate provided by the embodiment of the present invention Figure one . An embodiment of the present invention provides an array substrate, including:
[0024] The first wiring 10 and the second wiring 20; wherein, the first wiring 10 includes a main body portion 101 and a first protruding portion 102, the first protruding portion 102 is disposed on the main body portion 101 close to the second wiring On one side of the wire 20; the second wire 20 is arranged opposite to the first protrusion 102, and a first static electricity protection electrode 501 is arranged between the second wire 20 and the protrusion 102, In order to cause electrostatic damage to occur on the first electrostatic protection electrode 501.
[0025] The first wiring 10 separates the second wiring 20 into a first part 201 and a second part 202. The first wiring further includes a second protrusi...
Example Embodiment
[0034] Embodiment two
[0035] According to the array substrate described in the first embodiment, the following examples will further describe in detail.
[0036] The array substrate provided by the embodiment of the present invention may have one or more first traces and one or more second traces in combination.
[0037] In this embodiment, description will be given by taking the specific example of one first wiring and two second wiring on the array substrate.
[0038] See image 3 , image 3 It is a schematic diagram of the planar structure of a part of the wiring area of the array substrate provided by a preferred embodiment of the present invention.
[0039] An embodiment of the present invention provides an array substrate, including:
[0040] The first wiring 10, the second wiring 20 and the third wiring 30;
[0041] Specifically, the first wiring 10 may be a peripheral wiring or a common electrode line, the second wiring 20 may be a scan line or a common electrode line, and t...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap