Unlock instant, AI-driven research and patent intelligence for your innovation.

Testing system and method for batch production of chips

A test system and chip technology, applied in the direction of electronic circuit testing, measuring electricity, measuring devices, etc., can solve the problem that RAM cannot store test vectors, etc.

Pending Publication Date: 2018-11-02
SHANGHAI AWINIC TECH CO LTD
View PDF7 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of this, the present invention provides a chip mass production test system and method to solve the problem that the existing FPGA built-in RAM cannot store test vectors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing system and method for batch production of chips
  • Testing system and method for batch production of chips
  • Testing system and method for batch production of chips

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0043] An embodiment of the present invention provides a chip mass production testing system, which is used for performing digital testing on a digital-analog hybrid chip, in particular performing digital vector scan chain testing on a digital-analog hybrid chip.

[0044] In the embodiment of the present invention, the test vector data is stored in the external memory 10 . Preferably, the external memory 10 is an SD card (Secure Digital Memory Card, SD card). ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a testing system and method for the batch production of chips, and the system comprises a hard core processor system unit, a ping-pong buffer unit and a vector comparison unit,wherein the hard core processor system unit is used for reading test vector data from an external memory. The ping-pong buffer unit is used for reading the test vector data from the hard core processor system unit at a high speed, caching the read test vector data, and outputting the test vector data to the vector comparison unit at a low speed. The vector comparison unit is used for receiving thetest vector data outputted by the ping-pong buffer unit, outputting the received test vector data to a to-be-tested chip, receiving the expected vector data generated by the to-be-tested chip, and comparing the expected vector data with the test vector data to generate a test result of the to-be-tested chip. Due to the large storage space of the external memory, the problem that a built-in RAM ofan FPGA cannot store the test vector can be solved.

Description

technical field [0001] The invention relates to the technical field of mass production testing, and more specifically, to a chip mass production testing system and method. Background technique [0002] Mass production testing is mainly used to verify whether the chip can complete the work or function expected by the design, and it is a necessary step before the large-scale supply of the chip. For the existing digital-analog hybrid chip, it is not only necessary to test the analog part, but also to test the digital part. Moreover, for chips with many digital logic units, digital vector scan chain tests must be done to improve the supply yield of chip products. [0003] In mass production testing, small-scale test vectors only need to be stored in a RAM (random access memory, random access memory) built into a testing machine, that is, an FPGA (Field Programmable Gate Array, Field Programmable Gate Array). However, as the integration level of the chip becomes higher and high...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/2851G01R31/2894
Inventor 蒋松鹰姚炜顾彬杜黎明
Owner SHANGHAI AWINIC TECH CO LTD