Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A voltage-to-time converter and method for reducing parasitic capacitance and power supply influence

A parasitic capacitance, voltage time technology, applied in the field of electronics, can solve the problems of size limitation, small value, limiting VTC application, etc., to achieve the effect of improving accuracy and performance and reducing conversion error

Active Publication Date: 2020-08-07
NO 24 RES INST OF CETC
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] When the traditional VTC switches from the sampling phase to the switching phase, due to the parasitic capacitance at the input of the MOSFET switch and the over-threshold detection unit, when the sampling capacitor is time-multiplexed by other modules, its size is strictly limited, and the value is small, and When the input voltage amplitude is small, the influence of parasitic capacitance will severely limit the voltage differential swing at the input terminal of the over-threshold electric measuring circuit, thus limiting the VTC output swing
In addition, the threshold of the traditional VTC over-threshold detection circuit is often related to the power supply voltage, and the threshold level of the over-threshold detection unit will be affected by voltage disturbances, thereby reducing the VTC conversion performance, severely limiting the application of VTC in small swing input voltages, and deteriorating conversion device performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A voltage-to-time converter and method for reducing parasitic capacitance and power supply influence
  • A voltage-to-time converter and method for reducing parasitic capacitance and power supply influence
  • A voltage-to-time converter and method for reducing parasitic capacitance and power supply influence

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention. It should be noted that, in the case of no conflict, the following embodiments and features in the embodiments can be combined with each other.

[0039] It should be noted that the diagrams provided in the following embodiments are only schematically illustrating the basic ideas of the present invention, and only the components related to the present invention are shown in the diagrams rather than the number, shape and shape of the compo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a voltage-to-time converter and method for reducing the influence of parasitic capacitance and power supply. The voltage-to-time converter includes: a main sampling network, a compensation sampling network, a discharge network and an over-threshold detection unit. By using a compensation sampling network, the traditional The impact of VTC parasitic capacitance on the VTC output swing; and by compensating the sampling common mode level of the sampling network to compensate the design, reduce the traditional VTC threshold detection circuit threshold value is affected by the power supply voltage low-frequency disturbance, the voltage time converter of the present invention The output swing can be reduced by parasitic capacitance. The common mode level of the VTC input terminal voltage is related to the power supply voltage, which reduces the conversion error caused by the influence of the power supply voltage on the threshold, makes the threshold voltage not affected by the power supply voltage, and improves the conversion accuracy and performance.

Description

technical field [0001] The invention relates to the field of electronics, in particular to a voltage-time converter and a method for reducing the influence of parasitic capacitance and power supply. Background technique [0002] The voltage-to-time converter (Voltage-to-Time Converter, referred to as VTC) uses a fixed clock pulse width to sample the input voltage, and then uses a constant current source to discharge in another clock phase, and then uses a threshold detection unit to detect whether the discharge voltage has reached When the threshold is exceeded, the output level of the threshold detection unit is reversed, thereby converting the input voltage signal into a clock delay proportional to the input voltage amplitude, and completing the conversion from the input voltage to the clock delay. [0003] When the traditional VTC switches from the sampling phase to the switching phase, due to the parasitic capacitance at the input of the MOSFET switch and the over-thresh...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/54H03M1/12
CPCH03M1/1245H03M1/54G01R19/16538H03M1/129
Inventor 黄正波李婷张勇倪亚波王健安付东兵
Owner NO 24 RES INST OF CETC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products