Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Quad-core DSP and 1553B bus controller integrated SIP encapsulated circuit

A technology of bus controller and packaged circuit, which is applied to the architecture with a single central processing unit, instruments, electrical digital data processing, etc., can solve the problem that the computer controller cannot meet the requirements of small size and weight, and achieve the improvement of technical capabilities , high signal integrity, the effect of breaking technical barriers

Inactive Publication Date: 2018-11-06
BEIJING INST OF COMP TECH & APPL
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The purpose of the present invention is to provide a SIP packaging circuit integrating quad-core DSP and 1553B bus controller, which is used to solve the problem that the computer controller cannot meet the requirements of small volume and weight in some applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Quad-core DSP and 1553B bus controller integrated SIP encapsulated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] In order to make the purpose, content, and advantages of the present invention clearer, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0016] figure 1 Shown is the schematic diagram of general controller SIP circuit of the present invention, as figure 1 As shown, a general controller SIP circuit of the present invention includes: 1553B transceiver A 1, 1553B transceiver B 2, user I / O 3, PROM 4, ADC 6, bus driver A 7, bus driver B 8, FPGA 9, JTAG bus 10, FLASH 11, EMIF bus A 12, HPI bus 13, quad-core DSP 14, DSP-JTAG 15, EMIF bus B 16 and SRAM 17.

[0017] Such as figure 1 As shown, FPGA 9 and quad-core DSP 14 are bidirectionally connected through EMIF bus A 13, FPGA 9 and quad-core DSP 14 are bidirectionally connected through EMIF bus B 16, FPGA 9 and quad-core DSP 14 are bidirectionally connected through HPI 13 bus, FLASH 11 and FPGA 9. Quad-core ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a quad-core DSP and 1553B bus controller integrated SIP encapsulated circuit. The SIP encapsulated circuit comprises a 1553B transceiver, a user I / O, a configuration PROM, an ADC, a bus drive, an FPGA, a JTAG bus, a FLASH, quad-core DSP, an EMIF bus and an SRAM, wherein the FPGA and the quad-core DSP are bidirectionally connected through the EMIF bus; the FPGA is connectedwith the quad-core DSP; the FLASH is bidirectionally connected with the FPGA and the quad-core DSP through the EMIF bus; the SRAM is bidirectionally connected with the FPGA and the quad-core DSP through the EMIF bus; the 1553B transceiver is bidirectionally connected with the FPGA; the configuration PROM is bidirectionally connected with the FPGA; the ADC is unidirectionally connected with the busdrive; and the FPGA is unidirectionally connected with the bus drive. According to the SIP encapsulated circuit, multiple element bare chips can be integrated in limited spaces, so that the volumes and weights of calculation controllers can be effectively decreased.

Description

technical field [0001] The invention relates to a SiP packaging circuit, in particular to a high-speed and large-capacity SIP packaging circuit integrating quad-core DSP, FPGA and 4M 1553B bus controller. Background technique [0002] At present, in many high-tech fields such as aerospace systems and advanced manufacturing equipment, the demand for high-performance, high-reliability, and miniaturized devices is becoming increasingly strong, especially in subdivided fields such as aircraft control, radar, and electronic countermeasures, which require components to be highly reliable. , high performance, miniaturization and other characteristics. At this stage, technologies such as SoC and SiP are usually used to meet the above requirements. However, due to the long-term foreign technology blockade and product embargo of some high-performance component products, the core technology of high-performance electronic components has long been controlled by others. At the same time,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/78G06F13/40
CPCG06F13/385G06F13/4068G06F15/7867
Inventor 曲新春王欣伟杨博习亮万星宋峙峰
Owner BEIJING INST OF COMP TECH & APPL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products