SEU and SET resisting DICE trigger design method based on SMIC 65nm commercial process

A design method and trigger technology, applied in pulse generation, electrical components, generation of electrical pulses, etc., can solve the problems of single-event soft errors, the trigger is difficult to achieve the protective effect, and the anti-SET capability of the trigger is not improved, so as to improve the performance of the trigger. Reliability, improving the ability to resist SEU and SET, the effect of high reliability

Pending Publication Date: 2019-03-08
XIAN INSTITUE OF SPACE RADIO TECH
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, as the process size decreases, the influence of the charge sharing effect increases. When the process size reaches the 65nm node, it is difficult for the flip-flop based on the DICE structure to achieve the exp

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SEU and SET resisting DICE trigger design method based on SMIC 65nm commercial process
  • SEU and SET resisting DICE trigger design method based on SMIC 65nm commercial process
  • SEU and SET resisting DICE trigger design method based on SMIC 65nm commercial process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] The present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

[0041] In order to improve the anti-SEU / SET protection capability of the ASIC developed by using the 65nm anti-addition library and minimize the performance overhead, the present invention proposes a design method for anti-SEU and SET triggers based on the SMIC 65nm commercial process. Without affecting the chip design process, starting from the SEU and SET generation mechanism of 65nm commercial MOS devices, the circuit structure and physical layout of the flip-flop unit are reinforced against SEU / SET, achieving low cost and high reliability. .

[0042] The DICE structure itself does not have the SET protection capability. The SET reinforcement of the traditional DICE trigger is realized through time redundancy. In order to achieve the ideal SET reinforcement effect, the time difference of the relevant input data is required to be very large, w...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a SEU and SET resisting DICE trigger design method based on a SMIC 65nm commercial process. Firstly, an input circuit on a DICE trigger is replaced with a stack CMOS circuit soas to realize SET resisting reinforcement design of the input circuit; then, a primary latch and a secondary latch on the DICE trigger are processed so as to reduce an operating distance between SETpulse width and a charge sharing effect and realize SEU resisting reinforcement; finally, the output circuit on the DICE trigger is replaced with a C-element circuit so as to filter the SET in the latch broadcasted to an output end. The method in the invention uses the stack CMOS circuit and the C-element circuit in cooperation with a filling MOS tube and a source isolation MOS tube to realize thecircuit design of the DICE trigger, which is high in reliability, solves the problem of large timing sequence overhead brought by using a delay filtering circuit to realize SET reinforcement, effectively improves the capability of resisting SEU and SET of the DICE trigger, and achieves a prospective protection effect and low cost.

Description

technical field [0001] The invention relates to a design method of a DICE trigger against SEU and SET based on a SMIC 65nm commercial process, and belongs to the field of CMOS integrated circuit space single-event effect protection. Background technique [0002] In the space radiation environment, CMOS integrated circuits are susceptible to single-event flipping and single-event transients. The generation of SET / SEU is that when high-energy ions are incident on the drain region of the off-state MOS transistor, electron-hole pairs will be generated on its path. Under the action of the electric field, for the NMOS tube, the electrons drift to the drain, and for the PMOS, the holes drift to the drain, thereby generating a transient pulse (SET). The energy of the pulse is collected by the positive feedback loop and changes the logic state of the feedback loop, resulting in SEU. Due to the existence of the bipolar effect of the MOS transistor, the pulse width of SET and the pro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K3/013H03K3/356
CPCH03K3/013H03K3/35613
Inventor 张健赖晓玲周国昌巨艇朱启
Owner XIAN INSTITUE OF SPACE RADIO TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products