Unlock instant, AI-driven research and patent intelligence for your innovation.

A Calculation Method of Noise Power Based on FPGA

A technology of noise power and calculation method, which is applied in the measurement of electric power, baseband system, baseband system components, etc., can solve the problems of measurement uncertainty and dynamic range loss, etc. The effect of increasing the sensitivity level

Active Publication Date: 2020-04-28
CHINA ELECTRONIS TECH INSTR CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0020] Existing noise figure analyzers do not deal with the difference in noise power caused by different receiver IF bandwidths, so it often causes some loss of measurement uncertainty and dynamic range

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Calculation Method of Noise Power Based on FPGA
  • A Calculation Method of Noise Power Based on FPGA
  • A Calculation Method of Noise Power Based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0063] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0064] The present invention proposes an FPGA-based noise power calculation method, which can remove the impact of DC offset on receiver sensitivity in real time, and obtain the same level of noise power uncertainty under different intermediate frequency bandwidths through different average times of noise power degree; using this method can improve the sensitivity level of the noise receiver and the uncertainty level of the noise test, and lay the foundation for the accurate test of the noise figure measurement option of the vector network analyzer.

[0065] Firstly, the method of removing the DC offset in real time is introduced. Amplifiers and other electronics in receivers have a DC offset as temperature and DC bias voltage drift. The receiver uses an analog-to-digital converter ADC chip for sampling, so that this DC offset is reflected on t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a noise power calculation method based on an FPGA, and belongs to the field of electronic test instruments. According to the method, the influence of direct current offset on the sensitivity of a receiver is eliminated, so that the sensitivity of the receiver is improved; by adopting a sampling point averaging method based on an intermediate frequency bandwidth of the receiver, the noise power uncertainty of the same level is obtained at different intermediate frequency bandwidths, so that the uncertainty difference caused by the different intermediate frequency bandwidths is made up for, and the design of the receiver is more reasonable; and by using the method, the sensitivity level of the noise receiver and the uncertainty level of a noise test can be improved, and a foundation is laid for accurate testing of a noise coefficient measurement selection part of a vector network analyzer.

Description

technical field [0001] The invention belongs to the field of electronic testing instruments, and in particular relates to an FPGA-based noise power calculation method. Background technique [0002] IEEE's definition of noise figure refers to the ratio of the input signal-to-noise ratio to the output signal-to-noise ratio of the device under test at an ambient temperature of 290K. Noise in electronic devices is mainly thermal noise, so the noise power in a receiver varies with temperature. The dc offset caused by the electronics in the receiver is also affected by temperature and dc bias voltage variations. The noise power is related to the IF bandwidth of the noise receiver. If the receiver gains of different IF bandwidths are not processed separately when calculating the noise power, the uncertainty and dynamic range of the noise test will be affected. [0003] At present, the instruments for measuring noise figure on the market are mainly noise figure analyzers and noise...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04B1/10H04L25/06G01R21/00
CPCG01R21/003H04B1/1027H04L25/061
Inventor 段飞赵立军魏连成宋青娥梁胜利张庆龙薛龙袁国平刘丹李明太
Owner CHINA ELECTRONIS TECH INSTR CO LTD