Multi-layer chip structure and connecting method
A multi-layer chip and connection method technology, which is applied in the manufacture of electrical components, electrical solid devices, semiconductor/solid devices, etc., to achieve the effects of precise process positioning, accurate interconnection, and easy alignment
Active Publication Date: 2019-07-26
胡志刚
View PDF9 Cites 1 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
[0005] The purpose of the content of the present invention is to address the above-mentioned problems and defects existing in the current multi-layer chip 3D integrated circuit technology and provide an effective solution implementation method
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0041] In a specific embodiment of the present invention, a multi-layer chip in a package includes chips of different geometric dimensions and different functionalized module chips, and a stack of conductive layers and auxiliary layers. In the implementation manner, each layer of stacked chips is arranged at the same position and at least in one direction, through silicon vias for interconnection between chip layers are laid out. The chip implementation of this multi-layer structure can provide optimized circuit design, layout of devices on the chip and wiring for improving electrical connection performance, as well as alignment of through-silicon holes between layers in the manufacturing process and positioning control of metal interconnection processes. The implementation of the present invention is specifically described and explained in detail as follows:
[0042] refer to figure 1 , the method of embodiment 1 includes a schematic diagram of chip architecture and position...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
Disclosed are multi-layer chip structures which can be connected with each other; integrated circuit chips with the same or different functions can be mutually connected through the bonding method ofa through silicon vias (TSV) and an implementation mode. The multi-layer chips are bonded through bonding of TSV to form cylinder metal interconnection; a top and bottom stacking mode is used betweenthe chips, or the chip flip chip stacking mode is used for realizing positioning alignment of the layers and the silicon through vias of the layers. Interconnection of the chips of different geometrical sizes in a stacking and bonding mode is carried out by metal bonding of the through silicon vias (TSV) in the fixed positions of the chips, and an auxiliary layer is added, so that the layers of chips can be continuously interconnected through the silicon through vias (TSV). The fixed-position silicon through vias (TSV) are vertically interconnected in a metalized mode and can be used as process positioning and alignment references, so that the interconnection and welding of the stacked chips are accurate, the process control is simple and convenient, the connection is reliable, the production of reasonable cost can be realized on a large scale, and electric connection between the layers can be simplified in a layer-crossing mode.
Description
technical field [0001] The invention relates to a semiconductor integrated circuit, in particular to a packaged internal multi-layer chip architecture and a connection method. Background technique [0002] The current integrated circuit three-dimensional chip technology and its implementation are: the direct connection between two chip stack layers or devices between at most three chip stack layers is vertically connected through through holes at any position. The location of the chip is determined according to the location of the required electrical connection device. This method is limited to vertical interconnection at a specific position of two-layer chips at most three-layer chips, whether it is a top-to-top or bottom-to-top stacking method. The location of the through hole is based on the location of the device. The positioning accuracy of the vertical interconnection method is not high, and it is difficult to accurately locate and align the upper and lower layer throu...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Applications(China)
IPC IPC(8): H01L25/18H01L21/768H01L23/31H01L23/48
CPCH01L21/76898H01L23/3107H01L23/481H01L25/18
Inventor 胡志刚
Owner 胡志刚