Process mapping method for FPGA with specific structure

Abstract

The invention provides a process mapping method for an FPGA with a specific structure. An input netlist of the process mapping method comprises at least one two-input first node and at least one MUX2node, and includes the steps: respectively obtaining at least one mapping scheme of which the mapping structure corresponding to the first node is a LUT structure, obtaining at least two mapping schemes that the mapping structure corresponding to the MUX2 node is an LUT structure and the mapping structure corresponding to the MUX2 node is mapped to at least one of an LUT5M structure, an MUX2L6 structure, an MUX2L7 structure and an MUX2L8 structure, and determining the optimal mapping scheme corresponding to the first node and the MUX2 node; and obtaining a map-point node in the first node andthe MUX2 node, and generating a corresponding optimal netlist structure one by one according to the optimal mapping scheme of the first node or the MUX2 node where the map-point node is located. The process mapping method achieves the effects of greatly improving the resource utilization rate of the specific LUT5M mode, the specific MUX2L6 structure, the specific MUX2L7 structure and the specificMUX2L8 structure of the FPGA with the specific structure, reducing the circuit area, reducing the hierarchy of the LUT-level netlist and improving the circuit performance.

Description

technical field [0001] The present invention relates to Field Programmable Gate Array (FPGA, Field Programmable Gate Array) and Electronic Design Automation (EDA, Electronic Design Automation) technical fields, in particular to a technology mapping (Technology Mapping) method for FPGA with a unique structure. Background technique [0002] The traditional process mapping method takes the 2-input node netlist as input, because such a fine-grained netlist is convenient to enumerate as many cuts as possible, so as to obtain better mapping results. But correspondingly, the mapping object can only be the LUT structure, and the LUT5M structure, MUX2L6 structure, MUX2L7 structure and MUX2L8 structure resources of the FPGA device with a unique structure cannot be used. This method cannot obtain the mapping object including LUT5M for circuits rich in MUX nodes. Structure, MUX2L6 structure, MUX2L7 structure and better solution for MUX2L8 structure. Contents of the invention [0003]...

AI Technical Summary

Problems solved by technology

[0003] The technical problem to be solved by the present invention is that the traditional process mapping method in the prior art takes the 2-input node netlist as input, and its mapping object can only be the LUT structure, and cannot utilize the LUT5M structure, MUX2L6 structure, and MUX2L7 structure of FPGA devices with unique structures And the problem of MUX2L8 structure resource, this method just can not obtain the better solution that mapping object comprises LUT5M structure, MUX2L6 structure, MUX2L7 structure and MUX2L8 structure to the circuit that is rich in MUX node, in order to solve above-mentioned technical problem, the present invention provides a kind of Oriented to a process mapping method with a unique structure FPGA, the input netlist of the process mapping method includes at least one first node and at least one MUX2 node, the first node is a 2-input node, and the MUX2 node is a 3-input node;

Images