High-speed SPI master mode controller
A technology of controller and master mode, which is applied in the direction of simulator, program control, computer control, etc., and can solve the problem that the transmission rate has not been significantly improved.
Patent Information
- Authority / Receiving Office
- CN · China
- Current Assignee / Owner
- Publication Date
- 2020-01-10
Smart Images

Figure 1 
Figure 2 
Figure 3
Abstract
Description
technical field
[0001] The invention relates to the technical field of electronic circuits, in particular to a high-speed SPI master mode controller. Background technique
[0002] SPI (Serial Peripheral Interface), Serial Peripheral Interface, is a synchronous serial interface technology introduced by Motorola. SPI is mainly used between EEPROM, Flash, real-time clock (RTC), digital-to-analog converter (ADC), digital signal processor (DSP) and digital signal decoder. Generally, the maximum clock frequency of the SPI module is 1 / 2 of the system clock frequency. Although the transmission rate of SPI is mainly limited by the ability of the CPU to process SPI data, when communicating with another very high-speed SPI device, the maximum clock frequency of SPI may restrict its transmission rate. The higher the clock, the faster the reading and writing speed can be supported. However, when the SPI clock frequency increases, its controller also needs to work at a higher clock fre...
Examples
Embodiment Construction
[0035] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It can be understood that the specific implementation manners described here are only used to explain relevant content, rather than to limit the present invention. In addition, it should be noted that, for the convenience of description, only the parts related to the present invention are shown in the drawings.
[0036] It should be noted that, in the case of no conflict, the embodiments and features in the embodiments of the present invention can be combined with each other. The present invention will be described in detail below with reference to the drawings and in combination with embodiments.
[0037] like figure 1 Shown, a kind of high-speed SPI master mode controller of the present invention, clock signal is provided by PLL, and whole controller is divided into: slow clock domain: comprise DMA control interface, be responsible for the s...