Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System clock synchronization method

A system clock and timing technology, which is applied in synchronization devices, electrical components, wireless communication, etc., can solve the problems of system paralysis, system members disconnected from the network, unable to synchronize work, etc., and achieve the effect of accurate clock synchronization.

Inactive Publication Date: 2020-05-05
SHAANXI LINGYUN ELECTRONICS GROUP
View PDF12 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The clocks of the system members will drift over time. When the clock drift exceeds a certain range and the clock synchronization cannot be achieved, the system members will be disconnected from the network and unable to work synchronously, which will eventually lead to the paralysis of the entire system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System clock synchronization method
  • System clock synchronization method
  • System clock synchronization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0032] Please refer to figure 1 , this embodiment provides a system clock synchronization method for clock synchronization between non-reference member devices and reference member devices in the system, including:

[0033] Step 101, the non-reference member device sends an inquiry message to the reference member device at the assigned inquiry time point t1;

[0034] Step 102: After receiving the inquiry message at time point t2, the reference member device sends a response message to the non-reference member device at the response time point t3 assigned to it;

[0035] Step 103, the non-reference member device receives the response message at time point t4;

[0036] Step 104, according to time point t1, time point t2, time point t3 and time point t4, calculate the first time error Δt1;

[0037] Step 105: Perform a first time calibration on the non-reference member device according to the first time error Δt1, so as to realize clock synchronization between the non-reference ...

Embodiment 2

[0044] Since each non-reference member device in the system generally only performs time calibration once in its corresponding first time calibration period, its timing accuracy is poor, so this embodiment also includes on the basis of Embodiment 1:

[0045] Build a time calibration model according to the time error and the preset time calibration period T1;

[0046] According to the timing model, the second time error Δt2 is obtained;

[0047] According to the second time error Δt2, the second time comparison is performed on the non-reference member device after the end time T2 of the first time correction.

[0048] In this embodiment, the timing model is as formula two:

[0049] Δt2=kt+T Formula 2

[0050] Wherein, t is the first time calibration period of the non-reference member device, k is the clock drift per unit time, and T is the delay time.

specific Embodiment approach

[0051] In a specific implementation manner, the first time calibration period is 200-300ms.

[0052] The delay time T is the sum of the system transmit channel delay time, receive channel delay time and pseudo-code synchronization pulse delay time. The above-mentioned delay time is basically a fixed value when the hardware design is consistent, and the delay time T can be obtained by measuring multiple samples and probabilistic statistical analysis.

[0053] For example, the transmit channel delay time can be passed image 3 According to the method shown, the radio frequency signal is generated by the radio frequency signal generator, and the radio frequency signal is coupled and detected by the radio frequency signal after passing through the transmission channel, and then the delay time of the transmission channel is obtained by starting / stopping the timer.

[0054] The receiving channel delay time can be passed Figure 4 The method shown is to obtain it, which generates a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system clock synchronization method, which is used for clock synchronization between non-reference part equipment and reference part equipment in a system, and comprises thefollowing steps that: the non-reference part equipment sends an inquiry message to the reference part equipment at an inquiry time point t1 allocated to the non-reference part equipment; after receiving the inquiry message at the time point t2, the reference part equipment sends a response message to the non-reference part equipment at a response time point t3 allocated to the reference part equipment; the non-reference part equipment receives the response message at the time point t4; calculating a first time error according to the time point t1, the time point t2, the time point t3 and the time point t4; According to the first time error, performing first timing on the non-reference part device to realize clock synchronization between the non-reference part device and the reference partdevice. According to the invention, the time error between the non-reference part equipment and the reference part equipment is corrected twice, so that accurate clock synchronization between parts ina system network is realized.

Description

technical field [0001] The invention relates to the technical field of radio digital communication, in particular to a system clock synchronization method. Background technique [0002] In the modern communication system, in order to improve system communication and management timeliness, in the time division multiple access (TDMA) system, all members use a specific member in the system as a time reference device to perform time service or As a time calibration reference, to unify the time base of system members to work. The clocks of the system members will drift with time. When the clock drift exceeds a certain range and the clock synchronization cannot be achieved, the system members will be disconnected from the network and cannot work synchronously, which will eventually lead to the paralysis of the entire system. Therefore, for a TDMA communication system that works in a TDMA mode, especially in a networking mode, how to perform time calibration on system members and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04W56/00
CPCH04W56/001H04W56/0015
Inventor 阮向阳范扬发张亮余洋高坤
Owner SHAANXI LINGYUN ELECTRONICS GROUP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com