Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multiplier, data processing method, chip and electronic equipment

A multiplier and data technology, applied in the computer field, can solve the problem of multiplier multi-power consumption, and achieve the effect of reducing power consumption

Active Publication Date: 2020-06-09
SHANGHAI CAMBRICON INFORMATION TECH CO LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, after the traditional technology performs the sign bit extension to eliminate the partial product and eliminates the inversion plus one operation, when using the Wallace tree for partial product compression, even if the sign bit of the partial product and the data bit corresponding to the inversion plus one later are all 0, signal inversion still needs to be performed, resulting in more power consumption of the multiplier

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiplier, data processing method, chip and electronic equipment
  • Multiplier, data processing method, chip and electronic equipment
  • Multiplier, data processing method, chip and electronic equipment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] In order to make the purpose, technical solution and advantages of the present application clearer, the present application will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present application, and are not intended to limit the present application.

[0049]The multiplier provided by this application can be applied to AI chips, field programmable gate array FPGA (Field-Programmable Gate Array, FPGA) chips, or other hardware circuit devices for multiplication processing. The specific structural diagram is as follows figure 1 shown.

[0050] figure 1 A specific structural schematic diagram of a multiplier provided for an embodiment, such as figure 1 As shown, the multiplier includes: an encoding circuit 11, a deformed Wallace tree group circuit 12 and an accumulation circuit 13, the output end of the encoding circuit 11...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a multiplier, a data processing method, a chip and electronic equipment. The multiplier comprises: a coding circuit, a malformed Wallace tree group circuit and an accumulation circuit, the output end of the encoding circuit is connected with the input end of the malformed Wallace tree group circuit, the output end of the malformed Wallace tree group circuit is connected withthe input end of the accumulation circuit, and the multiplier can remove and process a numerical value of 0 on the premise of completely ensuring the operation accuracy of the multiplier, so that thepower consumption of the multiplier is effectively reduced.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a multiplier, a data processing method, a chip and electronic equipment. Background technique [0002] With the continuous development of digital electronic technology, the rapid development of various artificial intelligence (AI) chips has higher and higher requirements for high-performance digital multipliers. The neural network algorithm is one of the algorithms widely used in smart chips, and the multiplication operation through the multiplier is a common operation in the neural network algorithm. [0003] At present, the multiplier uses the Booth algorithm to obtain the partial product, compresses the partial product through the Wallace tree, and uses an adder to accumulate the compressed result and output the final result. [0004] However, after the traditional technology performs the sign bit extension to eliminate the partial product and eliminates the negation plus o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/527G06N3/063
CPCG06F7/527G06N3/063Y02D10/00
Inventor 不公告发明人
Owner SHANGHAI CAMBRICON INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com