Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-low temperature incubator for batch test of semiconductor chips

A batch testing, semiconductor technology, applied in electronic circuit testing, auxiliary non-electrical temperature control, measurement of electricity and other directions, can solve the problems of different air temperature, parallel, can not meet the cooling requirements of semiconductor chips, etc., to ensure temperature uniformity, The effect of stabilizing the ambient temperature

Pending Publication Date: 2020-06-16
武汉精鸿电子技术有限公司
View PDF6 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since the semiconductor chip is located inside the slot, when the multi-layer test boards are stacked, the air outlet position and shape of the traditional high and low temperature box are limited, so the air direction in the oven cannot be parallel to that of multiple stacked test boards. It is difficult for the wind to blow directly to the surface of the chip
When the semiconductor chip is tested, its self-heating will affect the temperature of the air flowing through it, and because multiple semiconductor chips are arranged in an array, the air flowing through the upstream of the air duct will be heated by the heat of the semiconductor chip itself and then flow through the downstream slot. It will cause the air temperature in the upstream and downstream of the air duct to be different, which cannot meet the cooling requirements of semiconductor chips, and cannot guarantee that the ambient temperature of all semiconductor chips is the same.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-low temperature incubator for batch test of semiconductor chips
  • High-low temperature incubator for batch test of semiconductor chips
  • High-low temperature incubator for batch test of semiconductor chips

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0026] The invention provides a high and low temperature incubator, which provides stable temperature and good heat dissipation conditions for each semiconductor chip when the multi-slot semiconductor chip test board is tested at the same time, through reasonable air duct design and air temperature / pressure monitoring sensors To realize the stability and control of the ambient temperature of all the semiconductor chips to be tested in the high and low temperature incubator within a certain range.

[0027] see image 3 , which is a high and low temperature incubator for batch testing of semiconductor chips in a preferred embodiment of the present invention. In the incubator wall 100, a gas power device (centrifugal fan) 102 is provided with a heat e...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-low temperature incubator for batch test of semiconductor chips, which comprises at least one layer of testing plate with a plurality of slots inserted into a semiconductor chip to be tested, a heat exchanger arranged in the inner wall of the incubator and used for gas heat exchange, a gas power device used for pressurizing gas, an air duct communicated with an air outlet of the gas power device, and air guide boxes corresponding to the testing plates on each layer respectively, the air inlet of each air guide box is communicated with the air channel, and each air guide box is internally provided with a plurality of spray holes facing the corresponding testing plates. According to the high-low temperature incubator for batch test of the semiconductor chips, the air duct is arranged at the air outlet of the air power device, so that a stable environment temperature is provided for the semiconductor chips to be tested on the testing plates in the incubator.

Description

technical field [0001] The invention relates to the technical field of semiconductor chip testing, in particular to a high-low temperature incubator for batch testing of semiconductor chips. Background technique [0002] When conducting batch testing of semiconductor chips, in order to eliminate the test error caused by the temperature difference of the chip itself, it is necessary to ensure that the ambient temperature of each chip during the test of each batch of semiconductor chips is kept within a certain range, so a special high Low temperature oven to provide a stable temperature environment. In addition, due to the self-heating of the semiconductor chip, it is necessary to continuously remove the heat emitted by the semiconductor chip through ventilation, so as to keep the temperature of all chips within a certain range. [0003] Semiconductor chip test board such as figure 1 As shown, a plurality of sockets (sockets) are placed on the test board, and the sockets ar...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/28G05D23/185
CPCG01R31/2851G05D23/1856
Inventor 杨井朋杜建裴敬邓标华
Owner 武汉精鸿电子技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products