Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Trench type vertical double diffused metal oxide semiconductor field effect transistor

A technology of oxide semiconductors and field effect transistors, which is applied in the field of trench type vertical double-diffused metal oxide semiconductor field effect transistors, can solve the problems of trench type VDMOS conduction current limitation, etc., and achieve small overall chip area and large trench The effect of track density

Active Publication Date: 2021-12-21
CSMC TECH FAB2 CO LTD
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Based on this, it is necessary to propose a new trench-type VDMOS for the technical problem that the conduction current of the trench-type VDMOS is limited.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Trench type vertical double diffused metal oxide semiconductor field effect transistor
  • Trench type vertical double diffused metal oxide semiconductor field effect transistor
  • Trench type vertical double diffused metal oxide semiconductor field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] In order to facilitate the understanding of the present invention, the present invention will be described more fully below with reference to the associated drawings. A preferred embodiment of the invention is shown in the drawings. However, the present invention can be embodied in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided so that the disclosure of the present invention will be thorough and complete.

[0034] Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the technical field of the invention. The terms used herein in the description of the present invention are for the purpose of describing specific embodiments only, and are not intended to limit the present invention. As used herein, the term "and / or" includes any and all combinations of one or more of the associated listed items.

[0035] The tr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a VDMOS, comprising: a semiconductor substrate, a body region formed in the substrate, and a source region formed in the body region; a trench runs through the source region and the body region and extends to the substrate, and each trench gate structure includes The gate dielectric layer on the inner wall of the trench and the gate layer filled in the trench; the first interlayer dielectric layer, the first metal layer, and the second interlayer dielectric layer are sequentially stacked on the source region and each trench gate structure. A dielectric layer and a second metal layer; one of the first metal layer and the second metal layer is a gate metal layer and is connected to each gate layer through a gate contact hole, and the other layer is used as a source metal layer and is connected to each gate layer through a gate contact hole. The source region contact hole is connected to the body region, and the number of trench gate structures located on the same side of the source region contact hole in each cell structure is N≥2. The number of trench gate structures on the same side as the contact hole in the source region of the cellular structure is N≥2, which can obtain a larger conduction current while occupying a small area of ​​the trench gate.

Description

technical field [0001] The invention relates to the field of semiconductors, in particular to a trench type vertical double-diffused metal oxide semiconductor field effect transistor. Background technique [0002] The gate region of a Vertical Double Diffusion Metal Oxide Semiconductor Field Effect Transistor (VDMOS for short) penetrates the body region to form a trench gate structure, and the VDMOS with the trench gate structure is a trench type VDMOS. Trench VDMOS can eliminate parasitic junction field effect transistors, so it has a smaller on-resistance than ordinary VDMOS. Trench-type VDMOS usually contains multiple parallel cell structures, and the cell structure is defined as the smallest semiconductor structure repeating unit that constitutes VDMOS. The trench gate structure in the cell structure is generally a single trench gate structure formed on the outer edge of the cell structure to form a closed figure. For example, the trench gate structure can be formed int...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/36
CPCH01L29/7813H01L29/36H01L29/78H01L27/02
Inventor 方冬肖魁卞铮
Owner CSMC TECH FAB2 CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products