Power management integrated circuits and semiconductor memory modules including power management integrated circuits

A power management, integrated circuit technology, applied in static memory, read-only memory, digital memory information, etc., can solve problems such as large burdens

Pending Publication Date: 2020-10-27
SAMSUNG ELECTRONICS CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the case where the PMIC is mounted on the DIMM, debugging for correcting errors of the PMIC of the DIMM places a considerable burden on the DIMM manufacturer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Power management integrated circuits and semiconductor memory modules including power management integrated circuits
  • Power management integrated circuits and semiconductor memory modules including power management integrated circuits
  • Power management integrated circuits and semiconductor memory modules including power management integrated circuits

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] Hereinafter, embodiments of the inventive concept may be described in detail and clearly to the extent that those of ordinary skill in the art can realize the inventive concept. The same reference numerals denote the same elements throughout.

[0023] figure 1 is a block diagram illustrating a power management integrated circuit (PMIC) 100 according to an embodiment of the inventive concept. refer to figure 1 , the power management integrated circuit 100 may include a low drop out (LDO) block 110 , a logic block 120 , a regulation block 130 and a communication block 180 .

[0024] The LDO block 110 may be connected with a first LDO pad (pad, or pad) 111 , a second LDO pad 112 and a third LDO pad 113 which may be attached to an external device. The LDO block 110 may receive a first input voltage VIN_mgmt through a first LDO pad 111 . For example, the target level of the first input voltage VIN_mgmt may be 3.3V and may have an allowable range of 3.0V to 3.6V.

[0025...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides power management integrated circuits and semiconductor memory modules including power management integrated circuits. A power management integrated circuit includes first pads,second pads, a third pad, and a fourth pad that are configured to be connected with an external device, a regulation block that receives first voltages from the first pads, converts the first voltagesto second voltages, and outputs the second voltages to the second pads, a communication block that receives a command through the third pad and outputs an internal information request received together with the command responsive to the command, and a logic block that controls an operation of the regulation block, receives the internal information request from the communication block, and outputsinternal state information to the fourth pad based on the internal information request.

Description

technical field [0001] Embodiments of the inventive concept described herein relate to semiconductor circuits, and more particularly, to power management integrated circuits that provide a mechanism useful for debugging by externally outputting internal parameters to the power management integrated circuits and semiconductors including such power management integrated circuits memory module. Background technique [0002] Power management integrated circuits (PMICs) that reduce power consumption by adjusting the level of voltage and power consumption are being developed based on the growing demand for lower power consumption in such devices. Many computing devices manufactured recently are designed so that power management integrated circuits are mounted thereon. [0003] Dual inline memory modules (DIMMs) can be used as main memory in computing devices. Since various volatile memories and / or nonvolatile memories can be mounted on the DIMMs, the DIMMs can provide computing ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G11C11/4063G11C16/30
CPCG11C16/30G11C11/4063G11C5/04G11C5/147G11C11/4074G06F1/3275Y02D10/00G06F1/3225
Inventor 李宗键李奎东尹珍成
Owner SAMSUNG ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap