Supercharge Your Innovation With Domain-Expert AI Agents!

Texture mapping hardware accelerator based on double-Buffer architecture

A technology of hardware accelerator and texture mapping, which is applied to the details of image processing hardware, texture/color, 3D image processing, etc., and can solve problems that affect data lookup, transfer speed, and poor execution efficiency of graphics processors

Pending Publication Date: 2020-12-11
HUAXIA GENERAL PROCESSOR TECH INC
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The object of the present invention is to provide a texture mapping hardware accelerator based on a dual Buffer architecture to solve the problem of poor internal execution efficiency of the graphics processor proposed in the above-mentioned background technology, which directly affects the speed of data Lookup and transfer in the field of general computing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Texture mapping hardware accelerator based on double-Buffer architecture
  • Texture mapping hardware accelerator based on double-Buffer architecture
  • Texture mapping hardware accelerator based on double-Buffer architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0034] see Figure 1-10 , the present invention provides a texture mapping hardware accelerator design based on the dual Buffer architecture, which can well solve the time course texture in the texture address calculation and data calculation process, and reduce the texture mapping in different modes of color, depth, and stencil. filter processing. Such as figure 1 Shown: A texture map hardware accelerator design based on the dual Buffer architecture include...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of GPU (Graphics Processing Unit) chip design, and particularly relates to a texture mapping hardware accelerator based on a double-Buffer architecture. The accelerator comprises an address calculation unit, a texture mapping unit, a texture mapping unit, a texture mapping unit, a texture mapping unit, a texture mapping unit and a texture mapping unit,wherein the texel cache unit is used for obtaining the texel of the corresponding cache line from the memory according to different request addresses; according to filter processing of different isotropic and antiisotropic filtering modes and pixel processing for borer and switch operation, the data calculation unit can improve the calculation efficiency of texture index addresses through double Buffers, when two layers of data exist at the same time and need to be calculated, calculation can be started in parallel at the same time. When one layer of data is enabled and needs to be calculated,the texel is indexed in parallel in an odd-even mode to guarantee parallel calculation of the data, so the indexing time of the texel data is shortened, and the texel calculation efficiency is improved.

Description

technical field [0001] The invention relates to the technical field of GPU chip design, in particular to a texture mapping hardware accelerator based on a double Buffer architecture. Background technique [0002] Texture mapping operations are widely used in GPUs, not only as computing units in the general computing field of GPGPU, but also as executors of texture data fetch and sample in graphics rendering pipelines. Therefore, the performance of the texture mapping unit directly affects the internal execution efficiency of the graphics processor, and directly affects the speed of data lookup and transfer in the field of general computing. Therefore, designing an efficient texture mapping unit is particularly critical in GPU design. Contents of the invention [0003] The object of the present invention is to provide a texture mapping hardware accelerator based on a dual Buffer architecture to solve the problem of poor internal execution efficiency of the graphics processo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06T1/20G06T11/00G06T1/60
CPCG06T1/20G06T11/001G06T1/60G06T11/40G06T15/005G06T2210/36G06T15/04G06F9/38G06T2200/28G06F9/5027
Inventor 吴兴涛殷诚信王磊
Owner HUAXIA GENERAL PROCESSOR TECH INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More