CPLD updating method, server and computer readable storage medium
An update method and server technology, applied in the computer field, can solve the problems that BMC cannot monitor CPLD, read information and display error reports, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0037] In a possible implementation, a CPLD update method provided by the present invention, such as figure 1 As shown, the CPLD applied to the server, such as figure 2 As shown, the CPLD is connected to the BMC through the I2C bus;
[0038] The methods include:
[0039] S1: receiving a firmware update signal from the CPLD;
[0040] S2: CPLD sets the clock signal of the I2C bus to 0;
[0041] S3: receiving the firmware update completion signal of the CPLD;
[0042] S4: The CPLD releases the clock signal of the I2C bus to restore the clock signal to normal.
[0043] By setting the clock signal of the I2C bus to 0, the system does not access the CPLD system during the update, and the system will not report an error, thereby solving the technical problem of the system reporting an error when the power is continuously updated. After the update, set the clock line signal to normal, and return the signal to normal in time after the update, without affecting the normal operatio...
Embodiment 2
[0054] The present invention also provides a kind of server, comprises BMC and CPLD, and described CPLD connects described BMC through I2C bus line, as Figure 4as shown,
[0055] The CPLD includes:
[0056] The reading module 1 is used to receive the firmware update signal and the firmware update completion signal of the CPLD;
[0057] The clock module 2 is used to set the clock signal of the I2C bus to 0 by the CPLD when the reading module receives the firmware update signal of the CPLD; The clock signal of the bus is released, so that the clock signal returns to normal.
[0058] Optionally, the CPLD includes a flash memory, and the flash memory is connected to the BMC through a programming bus;
[0059] The flash memory is used to latch the I / O signal of the programming bus by the CPLD when receiving the firmware update signal of the CPLD; when receiving the firmware update completion signal of the CPLD, the CPLD resumes the I / O signal of the programming bus.
[0060] O...
Embodiment 3
[0062] Corresponding to the above method, an embodiment of the present invention also provides a computer-readable storage medium, the computer-readable storage medium stores machine-executable instructions, and when the computer-executable instructions are invoked and executed by a processor, the The computer-executable instructions cause the processor to perform the steps of the above-mentioned method.
[0063] It should be noted that like numerals and letters denote similar items in the following figures, therefore, once an item is defined in one figure, it does not require further definition and explanation in subsequent figures.
[0064] The apparatus provided by the embodiment of the present invention may be specific hardware on the device or software or firmware installed on the device. The implementation principles and technical effects of the devices provided by the embodiments of the present invention are the same as those of the aforementioned method embodiments. Fo...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com