Supercharge Your Innovation With Domain-Expert AI Agents!

Chip algorithm module verification method and system based on C algorithm model

An algorithm model and algorithm module technology, applied in the computer field, can solve problems such as increased development costs, increased number of files, and large storage space, and achieve the effects of ensuring confidentiality, improving verification efficiency, and saving storage space

Active Publication Date: 2021-02-02
SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The above method 1 can realize real-time online comparison, but has an obvious disadvantage, that is, the existing algorithm model cannot be reused, and the verification language needs to be used for secondary development, which increases additional costs
[0009] The above method 2 separates the generation of reference results from the running process of the verification use case, and uses files as the data transmission medium to transfer data. The shortcomings include two points. One is that it is not easy to realize automatic verification, and the other is that with the increase of the incentive range , the number of files to be saved also increases, requiring a large amount of additional storage space
[0010] Although the above method 3 integrates the operation of the algorithm model into the verification environment and can be controlled by the verification use case, it still needs to use files as a medium to transfer the results, and the disadvantages are the same as the above method 2
[0011] The above method 4 needs to compile the reference model together with the verification environment, and needs to put the algorithm source code in the verification environment. The verification personnel encapsulate the DPI-C interface on the basis of the algorithm model. There are two shortcomings. First, the algorithm model has been integrated In the verification environment, when the verification use case fails to locate the problem by comparing the intermediate process of the algorithm, the algorithm model is not easy to debug independently, and additional auxiliary means are needed; second, the confidentiality of the algorithm code cannot be guaranteed when cooperating with a third party
[0012] To sum up, the current verification scheme for the chip algorithm module either needs to disclose the source code of the algorithm model, which cannot guarantee the confidentiality of the algorithm code; or uses files as the data transmission medium, which takes up a large storage space; or cannot reuse the existing Algorithmic models, increasing development costs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip algorithm module verification method and system based on C algorithm model
  • Chip algorithm module verification method and system based on C algorithm model
  • Chip algorithm module verification method and system based on C algorithm model

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0067] Embodiment 1 of a chip algorithm module verification method based on a C algorithm model provided by the present application will be introduced below. see figure 1 and figure 2 , the first embodiment includes:

[0068] S101. The verification use case module randomly generates configuration information online according to the constraints, and transmits the configuration information to the incentive generator through the first DPI-C interface;

[0069] DPI-C interface, direct programming interface C, is a programming method for direct interaction between System Verilog (a hardware design and verification language, SV for short) and C.

[0070] S102, the incentive generator generates incentives according to the configuration information, and transmits the incentives to the first format conversion module, and the format-converted incentives are transmitted to the verification use case module through the first DPI-C interface;

[0071] S103, the verification use case mod...

Embodiment 2

[0102] The second embodiment connects the C model with the verification environment through the DPI-C interface, and realizes the automatic operation of the verification case and the automatic comparison of the results without using the file as the data transmission medium. see image 3 and Figure 7 , the implementation process of the second embodiment is as follows:

[0103] S301. Extend the C algorithm model into a C model.

[0104] Extend the C algorithm model and add related functional modules, while ensuring that the C algorithm model can run independently and is easy to debug, and at the same time realize the matching with the hardware, making it easy to integrate into the verification environment. C algorithm model extension such as Image 6 shown, where the dashed box and the dashed arrow represent optional functions, which can be enabled or disabled by dynamic switches. The C model specifically includes:

[0105] (1) The test routine module is used to receive th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a chip algorithm module verification method based on a C algorithm model, and the method comprises the steps: carrying out the expansion of an existing C algorithm model, developing a related function module, carrying out the proper matching of the C algorithm model and the hardware of an algorithm on the premise of guaranteeing the functions of an original C algorithm model, and enabling the functional module to be easily integrated in a verification environment. And transmission between the verification environment and the C model is realized through the DPIC interface, so that the operation of the verification case is fully automatic. Meanwhile, no file is used as a transmission medium between the C model and the verification environment in the testing process, so that the storage space is saved. Due to the fact that the C model is independently compiled, development and debugging of the C model are independent of a verification platform, verification efficiency is improved, source codes of the C algorithm model do not need to be provided for verification personnel, and confidentiality of algorithm codes is guaranteed. In addition, the invention further provides a chip algorithm module verification system based on the C algorithm model, and the technical effect of the chip algorithm module verification system corresponds to the technical effect of themethod.

Description

technical field [0001] The present application relates to the field of computer technology, and in particular, to a method and system for verifying a chip algorithm module based on a C algorithm model. Background technique [0002] Chip verification is an important link in the chip development process. As the chip scale becomes larger and larger, the complexity of chip verification becomes higher and higher. For chips that implement algorithm functions, it usually needs to process a large amount of data or undergo many complex operations. The processed results are very different from the original input data. The corresponding algorithm model is needed as a reference when verifying the algorithm module. [0003] Algorithm models are generally implemented in high-level languages, and there are usually the following implementation methods: [0004] Method 1: Use a verification language such as System Verilog to implement the algorithm model and integrate it into the verificati...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
CPCG06F11/3684Y02D10/00
Inventor 贾晓龙郭瑜缑佳禛邵海波
Owner SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More