Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock synchronization method and device and video processing equipment

A clock synchronization and clock frequency technology, applied in the direction of synchronization devices, digital transmission systems, electrical components, etc., can solve the problem that the phase-locked loop chip is expensive, cannot flexibly lock the input source synchronization reference signal, and is not suitable for cost-sensitive products Problems such as batch use, to achieve the effect of facilitating batch use and reducing costs

Pending Publication Date: 2021-06-25
XIAN NOVASTAR TECH
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, professional phase-locked loop chips are expensive, and are not suitable for mass use of cost-sensitive products, and professional phase-locked loop chips cannot flexibly lock input source synchronization reference signals of different formats

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock synchronization method and device and video processing equipment
  • Clock synchronization method and device and video processing equipment
  • Clock synchronization method and device and video processing equipment

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0040] see figure 1 and figure 2 , the first embodiment of the present invention proposes a clock synchronization method. Such as figure 1 and figure 2 As shown, the clock synchronization method includes, for example, steps S11 to S13 and steps S131 to S133.

[0041] Step S11: receiving a reference clock signal;

[0042] Step S13: judging the type of the reference clock signal, and in the case of judging that the reference clock signal is an external clock signal, proceed to step S131 to step S133;

[0043] Step S131: receiving an output clock signal corresponding to the video source output interface;

[0044] Step S132: Calculate the phase difference value and phase difference trend between the output clock signal and the reference clock signal;

[0045] Step S133: After judging according to the phase difference value and the phase difference trend that the preset adjustment condition is satisfied, change the clock frequency of the output clock signal corresponding to...

no. 2 example

[0062] see Figure 5 , the second embodiment of the present invention provides a clock synchronization device. Such as Figure 5 As shown, the clock synchronization device 20 includes, for example, a signal receiving module 21 and a judgment processing module 23 .

[0063] Wherein, the signal receiving module 21 is used for receiving a reference clock signal. The judging processing module 23 is used to judge the type of the reference clock signal, and in the case of judging that the reference clock signal is an external clock signal, perform the following steps: receive the output clock signal corresponding to the video source output interface; calculate the output The phase difference value and the phase difference trend of the clock signal and the reference clock signal; and after judging according to the phase difference value and the phase difference trend that the preset adjustment condition is satisfied, changing the output of the video source according to the phase di...

no. 3 example

[0067] join Figure 6 , the third embodiment of the present invention provides a video processing device. Such as Figure 6 As shown, the video processing device 30 includes, for example: a microcontroller 31 , a clock generator 32 , a programmable logic device 33 and a video source output interface 34 .

[0068] Wherein, the clock generator 32 is connected to the microcontroller 31, the programmable logic device 33 is connected to the microcontroller 31, and the video source output interface 34 is connected to the clock generator 32 and the programmable logic device 33, wherein the programmable logic device 33, for example, executes as A clock synchronization method described in an embodiment. For the description of the clock synchronization method, reference may be made to the first embodiment, and details are not repeated here for the sake of brevity.

[0069] Further, the microcontroller 31 is used to send the mode switching instruction to the programmable logic device ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention relates to a clock synchronization method, a clock synchronization device and video processing equipment. The clock synchronization method comprises the following steps: receiving a reference clock signal; judging the type of the reference clock signal, and under the condition that the reference clock signal is judged to be an external clock signal, performing the following steps: receiving an output clock signal corresponding to a video source output interface; calculating a phase difference value and a phase difference trend of the output clock signal and the reference clock signal; and after judging that a preset adjustment condition is met currently according to the phase difference value and the phase difference trend, changing the clock frequency of an output clock signal corresponding to the video source output interface according to the phase difference to obtain a target clock signal. According to the embodiment of the invention, dynamic adjustment can be realized when the reference clock signal is the external clock signal.

Description

technical field [0001] The invention relates to the technical field of clock synchronization, in particular to a clock synchronization method, a clock synchronization device and a video processing device. Background technique [0002] At present, the video processor needs to ensure that the specified video source output interface works synchronously under the specified reference synchronization signal during the video processing and display process. The reference synchronization signal can be the internal synchronization signal of the system or the externally input Genlock lock) signal, or each input video source signal. The video processor needs to lock any reference synchronization signal through a reasonable mechanism to ensure the synchronization of video processing and output. [0003] The synchronization solutions of the existing video processors all lock the Genlock signal of the external reference through a professional phase-locked loop chip to generate the synchro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L7/02
CPCH04L7/02
Inventor 石振振周晶晶
Owner XIAN NOVASTAR TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com