Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor process execution method

A technology for semiconductors and process recipes, applied in machine execution devices, address formation of the next instruction, instruments, etc., can solve problems such as fixed data structure, low recipe execution efficiency, and limited product expansion space.

Active Publication Date: 2021-09-10
BEIJING NAURA MICROELECTRONICS EQUIP CO LTD
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004]However, the data storage space corresponding to each process step is limited, the data structure is relatively fixed, and there is an upper limit for the number of added parameters, which limits the product expansion space and modifies the process For a certain parameter of the formula, it is necessary to modify and modify the value of the parameter corresponding to each step, and since the process formula file is stored in the binary form of the process step data structure, the staff can only use special equipment software to view and edit. Causes inefficiencies in modifying process recipes
In addition, since each process step corresponds to all hardware parameters involved in the semiconductor process, even if some hardware parameters of the current step are exactly the same as those of the previous step, the control links involved in these hardware parameters still need to be repeated during software execution. Execute once, recipe execution is inefficient

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor process execution method
  • Semiconductor process execution method
  • Semiconductor process execution method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings. It should be understood that the specific embodiments described here are only used to illustrate and explain the present invention, and are not intended to limit the present invention.

[0052] As an aspect of the present invention, a method for executing a semiconductor process is provided, such as figure 1 As shown, the method includes:

[0053] In step S1, the process recipe corresponding to the semiconductor process is obtained. The process recipe is in plain text format, including hardware instructions and process flow instructions. The hardware instructions and process flow instructions are both strings. The hardware instructions are used to control the semiconductor process equipment to execute the semiconductor process. process steps, the process flow instructions are used to control the process flow of the semiconductor process;

[00...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor process execution method, which comprises the following steps: obtaining a process formula corresponding to a semiconductor process, wherein the process formula is in a plain text format and comprises a hardware instruction and a process flow instruction, the hardware instruction and the process flow instruction are character strings, the hardware instruction is used for controlling semiconductor process equipment to execute process steps of the semiconductor process, and the process flow instruction is used for controlling the process flow of the semiconductor process; compiling the process formula into a process execution linked list; and controlling the semiconductor process equipment to execute the semiconductor process according to the process execution linked list. According to the technical scheme of the invention, the hardware instruction and the technological process instruction are in the form of character strings, and particularly the formed technological formula can be stored in the form of plain text, so that the editing difficulty of the technological formula is reduced, the editing efficiency of the technological formula is improved, and the applicability of the technological formula is improved.

Description

technical field [0001] The present invention relates to the field of semiconductor technology, and in particular, to a method for executing a semiconductor technology. Background technique [0002] The conventional process flow of crystalline silicon solar cell manufacturing mainly includes slicing, texturing, diffusion, etching, coating, silk screen printing, sintering, testing and sorting and other processes. In the production process of crystalline silicon solar cells, diffusion and coating processes are the key to improving the quality and efficiency of cells. Due to the continuous optimization of the process flow of the diffusion and coating process, it is necessary for the process equipment to continuously improve the process of editing and executing the process formula to meet the requirements of the production process. In the actual diffusion and coating production line, the process gas paths of different customer products have certain differences, and customers hav...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/30G06F9/32G06Q50/04
CPCG06F9/30094G06F9/3005G06F9/30181G06F9/32G06Q50/04Y02P90/30Y02P90/02
Inventor 杨浩李建国王达王博
Owner BEIJING NAURA MICROELECTRONICS EQUIP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products