Semiconductor device and manufacturing method thereof
A manufacturing method and semiconductor technology, applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc., can solve the problems of increased number of processes, high consistency, and deterioration of the wettability of memory chips.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 approach
[0035] figure 1 It is a cross-sectional view showing a configuration example of the semiconductor device 1 according to the first embodiment. The semiconductor device 1 includes a wiring board 10 , semiconductor chips 20 , 30 to 33 , adhesive layers 40 to 43 , a metal material 70 , a resin layer 80 , a bonding wire 90 , and a sealing resin 91 . The semiconductor device 1 is, for example, a package of a NAND-type flash memory.
[0036] The wiring board 10 may be a printed board or an interposer including the wiring layer 11 and the insulating layer 15 . For the wiring layer 11 , low-resistance metals such as copper, nickel, or alloys thereof are used, for example. For the insulating layer 15, an insulating material such as glass epoxy resin is used, for example. In the drawing, the wiring layer 11 is provided only on the front and back surfaces of the insulating layer 15 . However, the wiring board 10 may have a multilayer wiring structure in which a plurality of wiring lay...
no. 2 approach
[0076] Figure 13A as well as Figure 13B It is a figure explaining the semiconductor device 1 of 3rd Embodiment. The second embodiment differs from the first embodiment in that the position of the semiconductor chip 30 is shifted (offset). Figure 13A as well as Figure 13B Each is a plan view showing an example of the positional relationship between the semiconductor chip 30 and the resin layer 80 . In addition, the upper surface S is omitted. in addition, Figure 13A as well as Figure 13B The illustrated resin layer 80 protrudes outward from the entire outer edge 30 o of the semiconductor chip 30 .
[0077] exist Figure 13A In the illustrated example, the center position of the semiconductor chip 30 substantially coincides with the center position of the semiconductor chip 20 and the center position of the resin layer 80 . on the other hand, Figure 13B The semiconductor chip shown is 30 ratios Figure 13A The illustrated semiconductor chip 30 is arranged so as ...
no. 3 approach
[0083] Figure 14A as well as Figure 14B It is a figure explaining the semiconductor device 1 of 3rd Embodiment. The third embodiment is different from the first embodiment in that an adjusted amount of the material 80 a of the resin layer 80 is applied on the wiring board 10 . Figure 14A It is a figure which shows an example of the material 80a of the resin layer 80 when the coating amount is small. exist Figure 14A Among them, the upper layer shows a cross-sectional view, and the lower layer shows a plan view. Figure 14B It is a figure which shows an example of the material 80a of the resin layer 80 when the coating amount is large. exist Figure 14B Among them, the upper layer shows a cross-sectional view, and the lower layer shows a plan view.
[0084] Figure 14A as well as Figure 14B The top view shows Figure 9 The coating process of the material 80a. exist Figure 14A as well as Figure 14B In the example shown, the material 80a is apply|coated in an X...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



