Unlock instant, AI-driven research and patent intelligence for your innovation.

Multi-core system based on network-on-chip and processing method

A multi-core system and network-on-chip technology, applied in the field of multi-core systems and processing based on network-on-chip, can solve the problems of high power consumption of multi-core chips and increase the power consumption of NOC bus

Pending Publication Date: 2022-01-11
ICLEAGUE TECH CO LTD
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, as the number of cores increases, the bit width of the NOC (Network on Chip, Network on Chip) bus integrated on the chip and the scale of the router show a non-linear increase, thereby increasing the power consumption of the NOC bus when it is working, resulting in a multi-core chip. Power consumption is too high

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core system based on network-on-chip and processing method
  • Multi-core system based on network-on-chip and processing method
  • Multi-core system based on network-on-chip and processing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] Exemplary embodiments disclosed in the present application will be described in more detail below with reference to the accompanying drawings. Although exemplary embodiments of the present application are shown in the drawings, it should be understood that the present application may be embodied in various forms and should not be limited to the specific embodiments set forth herein. Rather, these embodiments are provided for a more thorough understanding of the present application and for fully conveying the scope disclosed in the present application to those skilled in the art.

[0030] In the following description, numerous specific details are given in order to provide a more thorough understanding of the present application. It will be apparent, however, to one skilled in the art that the present application may be practiced without one or more of these details. In other examples, in order to avoid confusion with the present application, some technical features kno...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-core system based on a network-on-chip and a processing method, and the system based on a network-on-chip multi-core architecture comprises a routing unit and a plurality of operation units, wherein the routing unit comprises a first router and a second router, the number of interfaces of the first router is different from that of interfaces of the second router, each arithmetic unit comprises at least two processing subunits which are arranged adjacently, and each processing subunit comprises a processor and a memory which are arranged in a stacked manner; wherein for each operation unit, the processing subunits are connected through the routing unit.

Description

technical field [0001] The present application relates to the field of semiconductor technology, in particular to a network-on-chip multi-core system and processing method. Background technique [0002] With the rapid development of semiconductor technology, multi-core chips are gradually becoming mainstream due to their super computing power. Especially in terms of parallel computing, heterogeneous multi-core chips containing multiple computing cores have been widely used in the field of high-performance computing. [0003] However, as the number of cores increases, the bit width of the NOC (Network on Chip, Network on Chip) bus integrated on the chip and the scale of the router show a non-linear increase, thereby increasing the power consumption of the NOC bus when it is working, resulting in a multi-core chip. Power consumption is too high. The problem of power consumption has gradually become a problem that affects the development of multi-core chips. Contents of the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L45/58G06F15/78
CPCH04L45/583G06F15/7807
Inventor 王贻源
Owner ICLEAGUE TECH CO LTD