Clock signal generating and data signal decoding circuit of contact-less integrated circuit card
A clock signal and integrated circuit technology, applied in the direction of generating/distributing signals, electrical components, digital transmission systems, etc., can solve problems such as difficulty in maintaining a 106kps bit rate
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0033] Preferred embodiments of the present invention will be described more fully with reference to the accompanying drawings.
[0034] Figure 4 It is a block diagram of the clock generation and data recovery circuit of the contactless integrated circuit card of the present invention. refer to Figure 4 , the clock generation and data recovery circuit is contained in the non-contact IC card, and includes the RF part 110, the clock frequency divider 120, the OR gate 130, the 3-bit counter 140, the 2-bit counter 150, the clock generator and the decoder part 160 and reset controller 170 .
[0035]The RF part 110 receives, for example, an RF signal with a frequency of 13.56 MHz and a bit rate of 106 kbps according to the ISO / IEC 14443 Type A protocol, and converts the received signal into a clock signal RF_CLK and a data signal RF_IN suitable for digital circuits. The clock divider 120 divides the frequency of the clock signal RF_CLK from the component 110 to generate the fre...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 