Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Minimum time controller with controllable serial capacitor compensation and its control method

A technology of series capacitor compensation and time controller, applied in reactive power compensation, reactive power adjustment/elimination/compensation, etc., can solve problems affecting dynamic response time, reduction, and many constraints

Inactive Publication Date: 2002-05-22
TSINGHUA UNIV
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Their common disadvantages are: in addition to using the line current 3 as a synchronous signal, other system power needs to be collected, there are many constraints, the algorithm is more complicated, and the implementation speed is not fast, which affects the dynamic response time. reduce

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Minimum time controller with controllable serial capacitor compensation and its control method
  • Minimum time controller with controllable serial capacitor compensation and its control method
  • Minimum time controller with controllable serial capacitor compensation and its control method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] please see Figure 4 with Figure 5 , the connection relationship of each box is as above. Digital signal processor DSP adopts chip TMS320C32, A / D data acquisition card adopts chip AD7874X2, EEPROM adopts chip SST29010, SRAM adopts chip ISSI128K*8, dual-port RAM adopts chip IDT133*2, logic controller adopts chip Altera max7196, bus buffer The device adopts the chip 16245*2, and the serial port adopts RS232, and the connection method between the pins is the conventional method stipulated in the use of the chip. The key is: In addition to using the data acquisition card A / D to collect from the scene and then transmit the line current 3 expressed in digital quantities as a synchronization signal through the bus interface 3XBUS, the data acquisition card A / D does not need to collect other system power , it only needs to calculate the parameters of the controllable series compensation itself, so the algorithm is simple and fast, and the dynamic response time is shortened. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A minimum time controller for the compensation of controllable series capacity features as using upper level controller of upper position target trigger angle in operation control computer as the input, using synchronous signal generating circuit of linear current as the input, using synchronuos signal generating circuit of linear current as the input, using the linear current synchronous signal coming separately from actual trigger angle of upper level controllor and from synchronous signal generating circuit as the input and using the pulse generator of thyristor trigger pulse as the output. The upper level controllor includes the controller being connected with operation control computer, the dual entrance RAM and bus buffer being connected each to controllor, the digital signal processor with EERPOM and SRAM to be connected with dual entrance RAM, bus buffer and A / D digital collecting card separately. The iterative method has been applied for the control caculation of actual trigger angle in thyristor correspondingly. The present invention only has the active state responding time of loms as almost near the extreme for the system going to the stable state immediately after thesaltus.

Description

technical field [0001] A controllable series capacitance compensation minimum time controller and a control method thereof belong to the technical field of thyristor series capacitance compensation for flexible AC power transmission systems. Background technique [0002] The schematic diagram of the controllable series capacitance compensation technology is shown in figure 1 , L is an inductor, C is a capacitor, Th1 and Th2 are thyristors, which are of great significance for the economic operation of the power grid, large power grid networking, long-distance power transmission and reducing the damage to the environment of the power grid, and the underlying pulse trigger control technology is for controllable series The core technology that plays a decisive role in the actual operation of the compensation device, and the development of the minimum time bottom controller (hereinafter referred to as the minimum time controller) that can reduce the dynamic response time of the c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02J3/18
CPCY02E40/30
Inventor 童陆园耿俊成葛俊韩光王仲鸿
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products