Monitoring upstream frequency band

A frequency and frequency mixing technology, applied in the electronic field, can solve the problems of data throughput impact, inability to respond quickly to noise changes, and spending a certain amount of time

Inactive Publication Date: 2004-11-10
ADC BROADBAND ACCESS SYST
View PDF0 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Unfortunately, the normal process of monitoring the upstream spectrum takes time and cannot react quickl

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Monitoring upstream frequency band
  • Monitoring upstream frequency band
  • Monitoring upstream frequency band

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0031] figure 1 is a block diagram of an embodiment of an analysis system, indicated at 100, according to the present invention. System 100 includes a digital radio frequency (RF) input 115 designed to receive an input signal. In one embodiment, the input signal is a digitized upstream signal from a DOCSIS compliant, European DOCSIS compliant or other suitable cable modem. System 100 selectively measures the power level of the incoming signal at a plurality of frequencies to advantageously allow service providers to identify portions of the spectrum that should not be used to communicate digital data.

[0032] System 100 includes a spectrum analyzer 101 that prepares said input signal for processing. The digital RF input 115 is coupled to the mixer 103, which generates a down-converted signal from the received input signal. System 100 includes adjustable decimation circuit 112 coupled to mixer 103 . The adjustable extraction circuit 112 selectively extracts the down-conver...

no. 2 example

[0045] Figure 4 is a block diagram of one embodiment of a digital downconverter, indicated at 400, in accordance with the present invention. The digital down converter 400 includes a plurality of input ports 1 to N. Digital downconverter 400 also includes a plurality of N-to-1 multiplexers 450-1 to 450-M. Each N to 1 multiplexer 450-1 through 450-M is coupled to a path 460-1 through 460-M. In one embodiment, each of said paths 460-1 through 460-M includes a digital downconverter circuit of the type described in the common designation entitled "Digital Downconverter" and filed at described in the pending application no. (Attorney of Records Abstract No. 100.225US01). In other embodiments, other suitable digital downconverter circuits are used. Each channel 460-1 through 460-M is coupled to a receiver.

[0046] Under the control of control circuit 475, each channel 460-1 to 460-M downconverts a selectable channel from one of the input ports 1 to N. Control circuitry 475 i...

no. 3 example

[0051] Figure 5 is a block diagram, indicated generally at 500, of one embodiment of a signal analysis system according to the present invention. System 500 includes a digital radio frequency (RF) input 515 designed to receive an input signal. In one embodiment, the input signal is a digitized upstream signal from a DOCSID compliant, European DOCSIS compliant or other suitable cable modem. System 500 selectively estimates the impact of noise on the pathway. In one embodiment, system 500 allows a service provider to check for noise in channels that are not currently in use to determine if they are usable.

[0052]System 500 includes a time domain analyzer 509 that prepares the input signal for processing. The digital RF input 515 is coupled to the mixer 503 which generates a down-converted signal from the received input signal. System 500 includes adjustable decimation circuit 512 coupled to mixer 503 . The adjustable decimation circuit 512 selectively decimates the down-...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The spectrum analyzer includes an input (115) adapted to receive an input signal and a mixer (30), coupled to the input. The mixer is adapted to produce a down converted signal from the input signal. The spectrum analyzer further includes an adjustable decimation circuit (112), coupled to the mixer, that selectively decimates the down converted signal, a decoder (108), coupled to the mixer, that selectively controls the frequency of the down converted signals from the mixer to measure power over a frequency spectrum of the input signal.

Description

technical field [0001] The present invention relates generally to the field of electronics, and more particularly to monitoring upstream frequency bands. Background technique [0002] In the telecommunications industry, data transfer is becoming a potential source of increasing revenue for many service providers. The need to transfer data at high speeds is driving the industry in different directions. For example, high speed data services are available from telephone companies using Digital Subscriber Line (DSL). In addition, the cable industry has developed and deployed cable modems using standards such as the Data Over Cable Service Interface Specification (DOCSIS) standard. [0003] One problem with the cable industry is the susceptibility of cable networks to noise in the frequency spectrum typically used to transmit data. In the United States, for example, most cable modems carry data from the subscriber to the head end of the cable system in the 5-45 MHz band. Due ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01R23/173H04B3/46H04B17/00H04L27/00
CPCH04B3/46H04B17/0065H04B17/0045H04B17/23H04B17/327H04W24/00H04B17/00
Inventor 威勒姆·恩格尔斯威廉姆·克利戴维·安格戴维·戴维斯保罗·道米特兹雷蒙德·罗比道克斯
Owner ADC BROADBAND ACCESS SYST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products