Unlock instant, AI-driven research and patent intelligence for your innovation.

Mis-transistor-based nonvolatile memory circuit with stable and enhanced performance

a non-volatile memory and mistransistor technology, applied in the field of memory circuits, can solve the problems of carrier trapped in the sidewalls staying trapped longer, and achieve the effects of stable threshold voltage of the transistor, large storage area, and long-term change of transistor characteristics

Active Publication Date: 2010-08-19
NSCORE
View PDF18 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0010]It is a general object of the present invention to provide a memory circuit that substantially eliminates one or more problems caused by the limitations and disadvantages of the related art.
[0013]According to at least one embodiment of the present invention, a metallurgical junction of each of the diffusion regions is positioned under the gate electrode. Such a configuration ensures that the threshold voltage of the transistor is rather stable against manufacturing variation. Further, a lateral boundary of a depletion layer in one of the diffusion regions serving as a drain is positioned under a corresponding one of the sidewalls in the first operation. With this configuration, hot carriers generated by impact ionization at the drain / channel boundary are easily injected into the sidewall, thereby achieving a large, sustainable change in the transistor characteristics.

Problems solved by technology

That is, carriers trapped in the sidewalls tend to stay trapped longer than carriers trapped in the insulating film.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Mis-transistor-based nonvolatile memory circuit with stable and enhanced performance
  • Mis-transistor-based nonvolatile memory circuit with stable and enhanced performance
  • Mis-transistor-based nonvolatile memory circuit with stable and enhanced performance

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025]The disclosures herein are directed to PermSRAM. Namely, the memory cell transistors are MIS (metal-insulating film-semiconductor) transistors that have the same structure as ordinary MIS transistors used for conventional transistor functions (e.g., switching function). These memory cell transistors use neither a special structure, such as a floating gate, nor a special material, such as a ferroelectric material or a ferromagnetic material. These MIS transistors are configured to selectively experience a hot-carrier effect on purpose for storage of data. The hot-carrier effect leaves an irreversible lingering change in the transistor characteristics to the MIS transistors. A change in the transistor characteristics caused by the hot-carrier effect achieves nonvolatile data retention.

[0026]In the following description, NMOS transistors are used as an example of the nonvolatile-memory-cell MIS transistors, but such examples are not intended to be limiting. PMOS transistors may a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A memory circuit includes a latch having a first node and a second node, a MIS transistor having a gate node, a first source / drain node coupled to the first node of the latch, and a second source / drain node, and a control circuit configured to control the gate node and second source / drain node to make a lingering change in a threshold voltage of the MIS transistor in a first operation and to cause the latch in a second operation to store data responsive to whether a lingering change in the threshold voltage is present, wherein the MIS transistor includes diffusion regions, a gate electrode, and sidewalls, wherein a metallurgical junction of each of the diffusion regions is positioned under the gate electrode, and a lateral boundary of a depletion layer in the diffusion region serving as a drain is positioned under a corresponding one of the sidewalls in the first operation.

Description

BACKGROUND OF THE INVENTION[0001]1. Field of the Invention[0002]The disclosures herein generally relate to a memory circuit, and particularly relate to a nonvolatile memory circuit which is capable of retaining stored data in the absence of a power supply voltage.[0003]2. Description of the Related Art[0004]Conventionally, a nonvolatile memory cell requires a special structure such as a floating gate or a special material such as a ferroelectric material or ferromagnetic material for the purpose of achieving nonvolatile data retention. There is a new type of nonvolatile semiconductor memory device called PermSRAM, which uses a MIS (metal-insulating film-semiconductor) transistor as a nonvolatile memory cell (i.e. the basic unit of data storage). The MIS transistor used as a nonvolatile memory cell in PermSRAM has the same structure as ordinary MIS transistors used for conventional transistor functions (e.g., switching function), and do not require a special structure or a special ma...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G11C11/34G11C7/10G11C7/06
CPCG11C16/0466H01L29/7923H01L21/28282H01L29/40117
Inventor HORIUCHI, TADAHIKO
Owner NSCORE