Unlock instant, AI-driven research and patent intelligence for your innovation.

Cache management using multiple cache memories and favored volumes with multiple residency time multipliers

a cache memory and memory technology, applied in the field of data processing and data storage systems, can solve the problems of high latency, scm is much cheaper than dram, and scm exhibits some limitations and deficiencies, so as to improve cache memory management, and lower performance.

Active Publication Date: 2022-06-09
IBM CORP
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The invention provides a method for promoting and demoting storage elements within a cache memory that includes different types of memory. The method maintains separate lists for favored and non-favored storage elements based on their residency time in the cache. The method also keeps track of the number of times a storage element has been accessed and uses a cache demotion policy to select which storage elements should be demoted. The technical effects of the invention include improved performance and efficiency of cache memory usage.

Problems solved by technology

SCM is much cheaper than DRAM but has higher latency than DRAM (microseconds compared to nanoseconds).
Because SCM uses flash memory to store data, SCM exhibits some of the same limitations and deficiencies as flash memory, such as write-cycle limits and issues with data fragmentation.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Cache management using multiple cache memories and favored volumes with multiple residency time multipliers
  • Cache management using multiple cache memories and favored volumes with multiple residency time multipliers
  • Cache management using multiple cache memories and favored volumes with multiple residency time multipliers

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019]It will be readily understood that the components of the present invention, as generally described and illustrated in the Figures herein, could be arranged and designed in a wide variety of different configurations. Thus, the following more detailed description of the embodiments of the invention, as represented in the Figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of certain examples of presently contemplated embodiments in accordance with the invention. The presently described embodiments will be best understood by reference to the drawings, wherein like parts are designated by like numerals throughout.

[0020]The present invention may be embodied as a system, method, and / or computer program product. The computer program product may include a computer readable storage medium (or media) having computer readable program instructions thereon for causing a processor to carry out aspects of the present invention.

[0021]The comp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for demoting a selected storage element from a cache memory includes storing favored and non-favored storage elements within a higher performance portion and lower performance portion of the cache memory. The method maintains a plurality of favored LRU lists and a non-favored LRU list for the higher and lower performance portions of the cache memory. Each favored LRU list contains entries associated with the favored storage elements that have the same unique residency multiplier. The non-favored LRU list includes entries associated with the non-favored storage elements. The method demotes a selected favored or non-favored storage element from the higher and lower performance portions of the cache memory according to a cache demotion policy that provides a preference to favored storage elements over non-favored storage elements based on a computed cache life expectancy, residency time, and the unique residency multiplier. A corresponding storage controller and computer program product are also disclosed.

Description

BACKGROUNDField of the Invention[0001]This invention relates generally to data processing and data storage systems, and more particularly to systems and methods for improving cache memory performance and management within a storage system.Background of the Invention[0002]In the fields of data processing or data storage systems, a “cache” or “cache memory” typically refers to a small, fast memory or storage media used to store data or instructions that were accessed recently, are accessed frequently, or are likely to be accessed in the future. Reading from or writing to a cache memory is typically less expensive, in terms of access time and / or resource utilization, than accessing other memory or storage devices. Once data is stored in cache memory, it can be accessed in cache memory instead of re-fetching and / or re-computing the data, saving time and system resources, and improving system performance.[0003]Cache memories can be implemented as multi-level caches. For example, a cache ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F12/123G06F12/0895G06F12/0831
CPCG06F12/123G06F12/0833G06F12/0895G06F2212/1016G06F2212/217G06F2212/225G06F12/0868G06F12/126G06F2212/261G06F2212/314G06F2212/312G06F2212/154G06F12/0871G06F2212/282
Inventor GUPTA, LOKESH M.ASH, KEVIN J.PETERSON, BETH A.BORLICK, MATTHEW G.
Owner IBM CORP