A forward error compensation and correction method and device for streamline analog/digital converter
An analog-to-digital converter, forward error technique
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0034] The present invention will be described in detail below through embodiments and in conjunction with the accompanying drawings.
[0035] Such as image 3 , 4 As shown, the present invention proposes a new error correction method for pipeline ADC——forward error compensation, the basic principle is as follows: when the sample-and-hold circuit in the pipeline stage is in the hold phase, the voltage error of its output point 5 will be reflected in The input virtual point 6 of the operational amplifier 4 is on.
[0036] The voltage value of the virtual point 6 can be approximated by the following method. During the sampling phase, the total charge on the input is:
[0037] Q s =(C F +C S )×VIN
[0038] C F : Holding capacitor of the sub-pipeline level
[0039] C S : The sampling capacitor of the sub-pipeline level
[0040] In the holding phase, the total charge input is:
[0041] Q h =C F (A×VX+VX)+C S VX
[0042] For 1-bit or 1.5-bit pipeline level, C is pref...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com