Formation method for side wall

A sidewall and semiconductor technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., to achieve the effect of shortening reaction time, reducing diffusion, and reducing junction depth

CN101447430AInactive Publication Date: 2009-06-03SEMICON MFG INT (SHANGHAI) CORP
1 Cites 8 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2009-06-03
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a formation method for a side wall, which comprises: providing a semiconductor basement, forming a grid on the semiconductor basement; using the grid as a mask to form a ultra-shallow junction on the semiconductor basement and using disilane as reaction gas to form an insulation layer on the semiconductor basement with the formed ultra-shallow junction; etching the insulation layer to form the side wall surrounding the grid. The formation method for the side wall can reduce the diffusion of doping material in the ultra-shallow junction, thereby reducing the increasing of junction depth.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a side wall forming method. Background technique

[0002] In the semiconductor manufacturing process, spacers are used to surround the gate to prevent source-drain (S / D) implantation of a larger dose from being too close to the channel to cause source-drain punchthrough.

[0003] Currently, the step of forming the sidewall includes: providing a semiconductor substrate; such as Figure 1a and 1b As shown, a gate 20 is formed on the semiconductor substrate 10; using the gate 20 as a mask, an ultra-shallow junction 30 is formed on the semiconductor substrate 10; on the semiconductor substrate 10 on which the ultra-shallow junction 30 has been formed forming an insulating layer; etching the insulating layer to form spacers 40 surrounding the gate 20 .

[0004] As the critical dimension of the device enters 65 nanometers and below, the manufacturing process of th...

Examples

Embodiment Construction

[0027] Although the invention will be described in more detail below with reference to the accompanying drawings, in which preferred embodiments of the invention are shown, it should be understood that those skilled in the art can modify the invention described herein and still achieve the advantageous effects of the invention. Therefore, the following description should be understood as a broad instruction for those skilled in the art, rather than as a limitation of the present invention.

[0028] In the interest of clarity, not all features of an actual implementation are described. In the following description, well-known functions and constructions are not described in detail since they would obscure the invention with unnecessary detail. It should be appreciated that in the development of any actual embodiment, numerous implementation details must be worked out to achieve the developer's specific goals, such as changing from one embodiment to another in accordance with sy...