Silicon slice mark capturing system and method

A technology for marking, silicon wafers

Active Publication Date: 2009-07-22
SHANGHAI MICRO ELECTRONICS EQUIP (GRP) CO LTD
View PDF6 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The object of the present invention is to provide a silicon wafer mark capture system and method for lithography equipment, which can realize large-scale capture of the alignment position of the mark after loading, so a

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Silicon slice mark capturing system and method
  • Silicon slice mark capturing system and method
  • Silicon slice mark capturing system and method

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0046] The system and method for capturing silicon wafer markers proposed by the present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments.

[0047] An embodiment of the present invention provides a silicon wafer mark capture system and method, which can ensure that the correct silicon wafer mark alignment position can be obtained even when the wafer on-chip repeat error exceeds the capture range of the silicon wafer alignment system , Thereby improving production efficiency.

[0048] In the process of engraving the silicon wafer, the lithography equipment first performs mechanical pre-alignment. If the on-chip repetition error of the silicon wafer exceeds the capture range of the silicon wafer alignment system of the lithography equipment, the mark pair cannot be accurately captured. Therefore, the silicon wafer mark capture system for lithography equipment is used to scan to obtain the position of the captu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a silicon chip mark capture system and a method thereof. The silicon chip mark capture system comprises a light source and lighting module, an image-forming module, a capture mark, a reference grating, a position collection and movement control module, a photoelectric detection and signal collecting and processing module and an alignment operation and management system. The reference grating is scanned by image-forming of the capture mark to obtain captured signals, the position of the capture mark is identified according to phase position information and amplitude value information of the captured signals, so as to realize extensive capturing of back mark alignment position of an upper piece and ensure that when pre-alignment error of the upper piece exceeds the capturing scope of the silicon chip alignment system, capture of the mark alignment position can be accurately and rapidly realized, thus improving production efficiency, in addition, the modules of the silicon chip mark capture system are used together with the silicon chip alignment system, thus saving installation space and reducing production cost.

Description

Technical field [0001] The invention relates to the field of manufacturing integrated circuits or other micro-devices, in particular to a silicon chip mark capturing system and method. Background technique [0002] In the semiconductor IC integrated circuit manufacturing process, a complete chip usually requires multiple photolithography exposures to be completed. Except for the first photolithography, before exposure, the other levels of photolithography must accurately position the pattern of the level and the pattern left by the previous level of exposure to ensure the correct relative position between the two layers of graphics, that is, the set engraved. The overlay error is usually only allowed within 1 / 3 of the lithography resolution. There are many factors that affect the accuracy of engraving, including the positioning accuracy of the workpiece table, the measurement error of the position measurement system, the alignment error of the mask and the silicon wafer, the inst...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G03F7/20G03F9/00
Inventor 李运锋王海江赵新韦学志宋海军
Owner SHANGHAI MICRO ELECTRONICS EQUIP (GRP) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products