System and method for reducing LO phase errors
A phase error and phase difference technology, applied in the system field of reducing phase error, can solve the problems of complex technical solution, not effectively reducing LO phase error, etc., and achieve the effect of simple circuit structure, lower BER, and improved quality
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0033] see figure 1 , figure 2 , the present invention discloses a system for reducing the LO phase error, the system is used to reduce the phase error of the quadrature clock LO, the system includes: a phase difference acquisition module 10 , a voltage conversion module 20 , and a phase difference adjustment module 30 .
[0034] 【Phase difference acquisition module】
[0035] The phase difference obtaining module 10 is used to obtain the phase difference between the I clock signal and the Q clock signal.
[0036] In this embodiment, the phase difference acquisition module includes two mixers and a subtractor, and the two mixers are connected to the subtractor; The clock signals of the two channels are multiplied, and then subtracted by the subtractor to obtain the current information of the phase difference.
[0037] 【Voltage conversion module】
[0038] The voltage conversion module 20 is connected with the phase difference acquisition module 10 for converting the phase d...
Embodiment 2
[0049] In this embodiment, the system for reducing the LO phase error includes a phase difference acquisition module, a voltage conversion module, and a phase difference adjustment module.
[0050] exist figure 1 Among them, two multipliers (MIXER, mixer) multiply the clock signal LO I / Q, and after subtraction, wait until the current information of the phase difference is converted into a voltage through I-V, and then adjust the clock through the voltage The phase difference between the I channel and the Q channel of the signal.
[0051] Such as figure 2 As shown, CKP and CKN are 2 times (or other multiples) of the clock signal of LO, Vfp and Vfn are the voltage difference obtained by phase difference conversion, and the signals I+, I-, Q+, and Q- are the required clock signals . Vfp and Vfn here provide the inverted DC levels of the two D flip-flops, and adjust the phase difference through the different flipping times of the two D flip-flops.
PUM
![No PUM](https://static-eureka.patsnap.com/ssr/23.2.0/_nuxt/noPUMSmall.5c5f49c7.png)
Abstract
Description
Claims
Application Information
![application no application](https://static-eureka.patsnap.com/ssr/23.2.0/_nuxt/application.06fe782c.png)
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com