Bidirectional high speed FIFO storage implemented on the basis of FPGA

A memory and high-speed technology, which is applied in the direction of instruments, data conversion, electrical digital data processing, etc., can solve the problems of low integration and slow speed, and achieve the effects of reducing power consumption, fast speed, and system size
CN101833431AInactive Publication Date: 2010-09-15INST OF SEMICONDUCTORS - CHINESE ACAD OF SCI

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
INST OF SEMICONDUCTORS - CHINESE ACAD OF SCI
Publication Date
2010-09-15
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention belongs to the storage technical field and discloses a bidirectional high speed FIFO storage implemented on the basis of FPGA. The bidirectional high speed FIFO storage comprises a first asynchronous bus interface module, a first communication box, a first unidirectional asynchronous FIFO read-write module, a second asynchronous bus interface module, a second communication box and a second unidirectional asynchronous FIFO read-write module. The function of the bidirectional high speed FIFO storage is similar to that of SN74ABT3614 produced by Texas instruments, and programmable output line width, synchronous or asynchronous input output clock and bidirectional mail box communication function can be realized. The invention has the advantages that: FPGA is utilized to realize bidirectional FIFO module, steady speed is fast, implementation is easy and occupying resource is less, occupancy rate of programmable logical module in Xilinx Spartan3 series FPGA is less than 7%, and integration with other logical functions is easy, thus being capable of effectively improving system integration, reducing system size and reducing power consumption.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of FIFO memory, in particular to a bidirectional high-speed first-in-first-out (FIFO) memory realized based on a field programmable gate array (FPGA). Background technique

[0002] FIFO plays a pivotal role in modern digital systems. It provides a reliable guarantee for a large amount of data transmission between different clock domains. From the clock synchronization, it is divided into synchronous FIFO and asynchronous FIFO; from the directionality of transmitted data, it is divided into one-way FIFO and two-way FIFO.

[0003] Currently, bidirectional FIFOs are implemented using custom chips. Not only is the speed slow, the price is relatively high, but also the system integration level is not high, and the system size and power consumption cannot be effectively reduced. FPGA is a digital integrated circuit composed of configurable logic blocks, which can be reconfigured by design engineers to achieve di...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More