Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Anti-radiation EEPROM memory array structure

A storage array, radiation-resistant technology, applied in electrical components, electrical solid-state devices, circuits, etc., can solve the problem that the EEPROM memory cell array structure does not have application value, etc., and achieve the effect of improving radiation resistance.

Active Publication Date: 2011-03-02
58TH RES INST OF CETC
View PDF1 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the standard EEPROM memory cell array structure does not have the value of application in the radiation environment

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-radiation EEPROM memory array structure
  • Anti-radiation EEPROM memory array structure
  • Anti-radiation EEPROM memory array structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Below in conjunction with accompanying drawing and embodiment the technical scheme of invention is described in detail:

[0015] According to the leakage principle of field oxygen isolation, such as figure 2 In the shown structure, a polycrystalline ring is added on the periphery of each memory cell, and the polycrystalline ring forms an HVNMOS isolation transistor with the N-type active region of the adjacent cell.

[0016] figure 2 In the shown structure, an isolation structure of an HVNMOS transistor is formed between the units. The working process and working principle of the structure are as follows: image 3 As shown, 2 is the respective N-type active regions of two adjacent memory cells, 3 is the gate oxide layer, and 4 is the polysilicon gate (that is, the gate of the HVNMOS isolation transistor). and figure 1 In contrast, there is no field oxygen region between the cells, and the active area between the cells forms the active area of ​​the HVNMOS isolatio...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an anti-radiation EEPROM memory cell array structure. The design eliminates the influence of the total ionizing dose (TID) generated by radiation to the field current leakage between adjacent memory cells in the EEPROM memory array. The invention comprises the following parts: (1) the HVNMOS technology is used for isolating adjacent EEPROM memory cells; and (2) the grid end of a pipe for isolating is connected with -2V voltage. The total dose resistance capability of the array design reaches more than 300kRad (Si), and a current leakage passage does not exist between adjacent cells after isolating. The anti-radiation capability is enhanced, and simultaneously, the memory property of the memory cell array is not influenced.

Description

technical field [0001] The invention relates to a design method of a radiation-resistant EEPROM storage array. It belongs to the technical field of integrated circuits. Background technique [0002] As a non-volatile storage device, EEPROM is widely used in the field of aviation and aerospace. However, due to the complexity of the space application environment, storage arrays are often affected by radiation, resulting in key data loss or device failure. How to meet the needs of space applications and improve the radiation resistance of EEPROM has been a research hotspot for many years. [0003] In the prior art, no additional isolation structure is added between memory cells formed by NMOS transistors, and the cells are isolated by field oxygen in the process. Such as figure 1 As shown, 2 is the active region, 3 is the gate oxide layer, 4 is the gate, and 1 is the field oxygen region between the left and right NMOS transistors. In a normal environment, there is no condu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/115H01L29/423H10B69/00
Inventor 王晓玲封晴田海燕赵桂林李珂肖培磊
Owner 58TH RES INST OF CETC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com