Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for downloading field programmable gate array (FPGA) logic codes under joint test action group (JTAG) download mode

A code and logic technology, applied in the download field of FPGA logic code under the download mode of the joint test action group, can solve the problems of inability to meet the debugging requirements of the new system, occupy other ports of the CPU, and fail to load the device, so as to improve the download efficiency, The effect of fast download speed and improved reliability

Active Publication Date: 2012-07-18
ZHEJIANG UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this method is that the download of each FPGA requires an exclusive data link, and the total download time is the sum of the download time of a single FPGA; and if a certain FPGA in the daisy chain is damaged, it may cause the loading of devices on the entire daisy chain to fail. ; In addition, the consideration of signal quality and signal delay also limits the number of devices that can be mounted in the daisy chain
Another method is to connect the JTAG signals of each FPGA in parallel for downloading, its structure is as follows figure 2 As shown, but this method is suitable for FPGA download of the same logic code, if you want to download logic code for different types of FPGA, you need to occupy other ports of the CPU
Moreover, the CPU can only process one test data output (TDO) signal at the same time, that is to say, if some FPGAs among the multi-chip FPGAs fail to download, the problematic FPGA cannot be found directly through JTAG.
[0004] In the current complex array systems such as backplane systems and laminated board systems, there are more and more examples of multiple FPGA chips, multiple types of FPGAs, and different codes for the same type of FPGA. The above two configuration methods cannot meet the requirements. Debugging requirements for new systems
[0005] For product production and maintenance, such as testing an assembled product or upgrading the code version, disassembling the product or using a download device for debugging are widely criticized by engineers, because they face time risks and confidentiality risk

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for downloading field programmable gate array (FPGA) logic codes under joint test action group (JTAG) download mode
  • Method for downloading field programmable gate array (FPGA) logic codes under joint test action group (JTAG) download mode
  • Method for downloading field programmable gate array (FPGA) logic codes under joint test action group (JTAG) download mode

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The present invention will be described in detail below in conjunction with the embodiments and accompanying drawings, but the present invention is not limited thereto.

[0030] The downloading method of the present invention will be described in detail below by taking a system containing n FPGAs as an example, wherein the FPGA chip of Xilinx Company is used as an example.

[0031] Such as image 3 As shown, a method for downloading FPGA logic codes in a JTAG download mode, including:

[0032] (1) The communication port of CPU is connected to the communication port of CPLD, forms the communication port line of CPU and CPLD, adopts I 2 C bus protocol;

[0033] Connect the TMS (test mode selection) signal, TCK (test clock input) signal, TDO (test data output) signal and TDI (test data input) signal in the JTAG download signal simulated by the CPU port to a CPLD (Complex Programmable Logic Device, complex programmable logic device);

[0034] Among them, several JTAG do...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for downloading field programmable gate array (FPGA) logic codes under a joint test action group (JTAG) download mode. In the method, while high-speed parallel downloading of the same FPGA logic codes is supported, different codes are allowed to be configured to the same type of FPGAs and monitoring of the parallel downloading process of each FPGA is simultaneously provided. The method comprises the following steps: inputting the test mode select (TMS) signal, the test clock (TCK) signal, the test data output (TDO) signal and the test data input (TDI) signal, which are simulated by a central processing unit (CPU) port, in the JTAG download signals into a complex programmable logic device (CPLD), educing the independent JTAG download signals to each FPGA from the CPLD and downloading the logic codes into the FPGAs. A system is ensured to have higher autodiagnosis function and redundancy through monitoring and arbitrating each TDO signal.

Description

technical field [0001] The present invention relates to Field Programmable Gate Array (FPGA, Field Programmable Gate Array) configuration technology, in particular to a method for downloading FPGA logic codes in a joint test action group (JTAG, Joint Test Action Group) download mode. Background technique [0002] FPGA is a circuit logic device with both static reprogrammable and online dynamic reconfiguration features. This kind of circuit function is shown as hardware but can be modified by programming like software, thus greatly improving the versatility and design flexibility of the electronic system. The characteristics of FPGA make it widely used in circuit systems, and several or even dozens of FPGAs are often integrated in a circuit board or an array system. [0003] In a multi-FPGA processing system, it is often necessary for the system to use the CPU to complete the download of multi-chip FPGA logic codes. When downloading multiple FPGAs is required, two methods a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/38
Inventor 蒋荣欣陈耀武汪鹏君欧进利
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products