Method for reducing errors incapable of being corrected, memory device and controller thereof
A memory device and controller technology, applied in the field of error correction, can solve the problems of side effects, instability of multi-level cell flash memory, inability to take into account operation performance and system resource usage control, etc. Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0055] Please refer to figure 1 , figure 1 It is a schematic diagram of a memory device 100 according to a first embodiment of the present invention, wherein the memory device 100 can represent a portable memory device (for example: a memory card conforming to SD / MMC, CF, MS, XD standards) or a solid-state hard disk ( Solid State Drive, SSD) and other memory devices. The memory device 100 includes: a flash memory (Flash Memory) 120 ; and a controller for accessing (Access) the flash memory 120 , wherein the controller is, for example, a memory controller 110 . According to this embodiment, the memory controller 110 includes a microprocessor 112, a read only memory (Read Only Memory, ROM) 112M, a control logic 114, a buffer memory 116, and an interface logic 118, wherein the control logic 114 includes Multiplexers 1142 and 1146 , an Error Correction Code (ECC) decoder 1144 , and a majority decision module 1148 . Here, the buffers B( 1 ) and B( 2 ) may represent different buf...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 