Non-clock-state regression domino logic gate and related integrated circuit and estimation method

A state regression and clockless technology, applied in the field of logic circuits, can solve the problem of slow operation of semiconductor logic gates

Active Publication Date: 2012-02-15
VIA TECH INC
View PDF2 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Static CMOS logic gates operate at relatively low energy, but have considerable input capacitance, and where signals are derived from complementa

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-clock-state regression domino logic gate and related integrated circuit and estimation method
  • Non-clock-state regression domino logic gate and related integrated circuit and estimation method
  • Non-clock-state regression domino logic gate and related integrated circuit and estimation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0111] The following description will help those skilled in the art to make and apply the invention disclosed in this specification to specific applications and conditions. Those skilled in the art may develop various modifications according to the embodiments disclosed below, and the techniques disclosed in the specification may also be implemented in other embodiments. Therefore, the scope of the present invention is not intended to be limited to the specific embodiments shown or described below, but should in fact be interpreted with the broadest scope of the techniques and features disclosed. The inventors have discovered the industry's need for high-speed, efficient logic operations that do not rely on clock signals. Therefore, the inventor has developed a state regression domino logic gate without a clock signal, which is provided below Figure 1 to Figure 17 discuss.

[0112] figure 1 As a simplified block diagram, a chip (or an integrated circuit, IC) 101 is illustr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a non-clock-state regression domino logic gate and a related integrated circuit and an estimation method. The non-clock-state regression domino logic gate responds to a plurality of input nodes comprising at least one state regression node, and a preset node is prearranged to a first state by a domino circuit. When the preset node is pulled to a second state, the domino circuit switches to a locking state and switches the state of an output node; and when a reset node is pulled to the first state, the domino circuit resets to the preset state and switches the output node to a preset value. When the above input node is in an estimation state, an estimation circuit pulls the preset node to a second state, and when the domino circuit is in a locking state, an enable circuit enables a reset condition. After an estimation event, if the rest condition is satisfied and the input node is not in an estimation state, a reset circuit pulls the rest node to a first state.

Description

technical field [0001] The present invention relates to logic circuits, and more particularly to a self-resetting return to state (RTS) domino logic gate, which operates independently of a clock signal and is used in response to a return to state (RTS) signal . Background technique [0002] The arrangement of logic circuits on an integrated circuit (IC) is usually aimed at performing logic operations quickly, and therefore, there are many possible layouts. In many instances, it is difficult and impractical to direct clock signals to circuits that provide logic operations. Including static and dynamic logic gates and circuits, most logic circuits need to operate according to an input clock. Static CMOS logic gates operate at relatively low energy, but have considerable input capacitance, and in which signals are derived from complementary P-type devices and N-type devices wrestling with each other, therefore, Static CMOS The operation of semiconductor logic gates is rather...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K19/094H03K19/173
Inventor 丹尼尔·F·怀格勒
Owner VIA TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap