Generation method and device of qualified crystal grain distribution pattern

A distribution map and grain technology, applied in the direction of measuring devices, instruments, semiconductor/solid-state device testing/measurement, etc., can solve problems such as errors, inaccurate qualified grain distribution maps, and affecting wafer shipment efficiency, etc., to achieve reduction The effect of manual operation, improving efficiency and accuracy
CN102376599AActive Publication Date: 2012-03-14SEMICON MFG INT (SHANGHAI) CORP +1
1 Cites 16 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
SEMICON MFG INT (SHANGHAI) CORP
Publication Date
2012-03-14

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a generation method of a qualified crystal grain distribution pattern. The generation method comprises the following steps of: obtaining a probe test result and a defect detection result of the same wafer; arranging a third coordinate system, defining a probe test result distribution region of the crystal grains in the third coordinate system and converting the defect detection result into the third coordinate system; with regard to a coordinate position of each crystal grain in the third coordinate system, carrying out logical operation on an indication value of a probe test and an indication value of a defect detection to obtain a final indication value of the coordinate position; determining a display way of the grain crystal according to the final indication value of each crystal grain on the wafer and generating the qualified crystal grain distribution pattern. The invention also provides a generation device of the qualified crystal grain distribution pattern. According to the scheme provided by the invention, the manual operation can be reduced to a large extent, and efficiency and accuracy of the wafer test and delivery are greatly improved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of semiconductor integrated circuit manufacturing, in particular to a method and device for generating a qualified grain distribution map. Background technique

[0002] In the final stages of wafer fabrication, each die on the wafer is sorted and tested to find defective die. If a defect is found, the defective die will be excluded based on the test data, and the qualified die will be sent to the subsequent assembly and packaging department; and the cause of the defect will be analyzed to correct the problems in the silicon wafer manufacturing process.

[0003] The sorting test of the die usually includes two types: one is the probe test, which uses the probe to measure the electrical parameters of each die on the wafer one by one, and marks the state of each die according to the electrical parameters (qualified or defective) ; The other is defect detection, which detects the distribution of defects on the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More