Method for distributing shared buffer of multi-core processor
A multi-core processor and shared cache technology, applied in the direction of memory address/allocation/relocation, electrical digital data processing, instruments, etc., to achieve the effect of low overhead and minimal impact
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
example
[0043] Run two applications separately on a dual-core processor. When the application is running, it reads the hardware counter to record the missing gap, and converts the missing gap data into cumulative missing times-cumulative access times. When the amount of data is enough to represent the behavior of the program, here we take the number of 64M cache accesses and perform linear fitting on the data to obtain two parameters of the model, the fractal dimension and the intercept. By substituting the two parameters into the fractal prediction model, the cache miss rate of the program can be obtained when the program runs at a certain cache size, that is, the cache miss rate curve. In order to achieve the lowest average cache miss rate, the partition point that minimizes the average cache miss rate is used to allocate the cache.
[0044] From the above analysis, it can be found that the method of the present invention isolates the program to use the cache area, and different pro...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
