Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Built-in self-test system based on on-chip system or system-in-package

A system-in-package, built-in self-test technology, applied in the field of built-in self-test systems

Inactive Publication Date: 2012-11-07
SHENZHEN INST OF ADVANCED TECH CHINESE ACAD OF SCI
View PDF3 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of this, it is necessary to provide a built-in self-test system based on a system-on-chip or a system-in-package to solve the problem that there are many built-in self-test analog components.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Built-in self-test system based on on-chip system or system-in-package
  • Built-in self-test system based on on-chip system or system-in-package
  • Built-in self-test system based on on-chip system or system-in-package

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to solve the problem that the built-in self-test occupies a large area of ​​the system-on-chip or system-in-package due to the large number of analog components, the system-on-chip or system-in-package is more complex, and the reliability of the system-on-chip or system-in-package is low. The problem is to provide a built-in self-test system based on a system-on-chip or system-in-package.

[0028] Such as figure 2 As shown, an embodiment of a system-on-chip or system-in-package based built-in self-test system includes a waveform generator 210 , a waveform controller 220 , a digital-to-analog converter 230 , an analog-to-digital converter under test 240 and a processor 250 .

[0029] The waveform generator 210 is used to generate a test voltage excitation signal. The system-on-chip or system-in-package-based built-in self-test system of this embodiment has a test mode and a normal mode. The waveform generator 210 is integrated in the system-on-chip or system-...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a built-in self-test system based on an on-chip system or system-in-package. The built-in self-test system comprises a waveform generator, a waveform controller, a digital-to-analog converter, a to-be-tested analog-to-digital converter and a processor, wherein the waveform generator is used for generating a voltage excitation signal for testing; the waveform controller is connected with the waveform generator, and is used for receiving and processing the voltage excitation signal for testing, and outputting a digital quantity excitation signal with a controllable waveform parameter; the digital-to-analog converter is used for receiving the digital quantity excitation signal and converting the digital quantity excitation signal into an analog quantity excitation signal; the to-be-tested analog-to-digital converter is used for converting the analog quantity excitation signal into a digit sequence and transferring the digit sequence to the waveform controller; and the processor is connected with the waveform controller, and is used for inputting to the waveform controller an instruction of controlling the waveform parameter of the digital quantity excitation signal, and collecting the digit sequence through the waveform and converting the digit sequence into histogram data and saving the data. By using the built-in self-test system based on the on-chip system or system-in-package, in-chip integrated devices are reduced, the occupation of chip space is reduced, and the reliability of the system is improved.

Description

technical field [0001] The invention relates to the field of integrated circuit testing, in particular to a built-in self-testing system based on system-on-chip or system-in-package. Background technique [0002] Built-in self-test is a test done by built-in hardware functions. The characteristic of built-in self-test is that the test signal is generated by the integrated circuit itself, and it depends on the logic of the integrated circuit to judge whether the test response is correct. Such as figure 1 As shown, the components of the built-in self-test mainly include TPG (Test Pattern Generation, test vector generator), controller and ORA (Output Response Analyzer, output response analyzer). TPG is mainly responsible for the generation of test signals, and ORA is mainly used to collect and analyze the output response of the circuit under test under the action of the test signal generated by TPG. The main role of the controller is to monitor the entire test process, inclu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/3181G01R31/3183
CPCG01R31/3167H03M1/10G01R31/3187H03M1/1071
Inventor 朱洪宇李慧云徐国卿
Owner SHENZHEN INST OF ADVANCED TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products