A real-time correction method for time error of time-alternating analog-to-digital conversion system

An analog-to-digital conversion and time error technology, applied in the direction of analog/digital conversion calibration/testing, etc., can solve problems such as difficulty and limit the sampling speed of TIADC system, and achieve the effect of strong versatility, easy hardware implementation, and low computational complexity.

Active Publication Date: 2015-07-29
BEIJING UNIV OF TECH
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The application patent number is 200510122833.6 Four-channel non-mismatch clock control circuit provides a clock control circuit that reduces time error. This method requires that the sample-and-hold circuit must run at the sampling speed of the system, and the design of a high-speed and high-precision sample-and-hold circuit is difficult and limits the sampling speed of the TIADC system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A real-time correction method for time error of time-alternating analog-to-digital conversion system
  • A real-time correction method for time error of time-alternating analog-to-digital conversion system
  • A real-time correction method for time error of time-alternating analog-to-digital conversion system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0037] Such as figure 1 Shown is the TIADC sampling system, which can also be called the structural block diagram of the M-channel parallel time-alternating analog-to-digital converter sampling system. Assuming that the sampled input analog signal is x(t), the sampling interval T of the entire sampling system s =1 / f s , then the single channel sampling interval T=M T s . figure 1 It is a parallel sampling system of M channels, and the sampled signals of M channels are spliced ​​together by a multiplexer MUX to restore an output signal y(n). Then use the compensation method in the present invention to perform the calibration operation.

[0038] figure 2 is a model diagram of the time error correction method of the TIADC system.

[0039] Such as figure 2 As shown, the method for correcting the TIADC time error based on the LMS method o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A real-time correction method of time error of a time-interleaved analog-digital conversion system is characterized by taking one channel of M channels of a time-interleaved analog-digital conversion system as reference, the remaining M-1 channels are channels to be corrected, and ideal sampling signals of the M-1 channels to be corrected are estimated based on an automatic-adaptive filter, differential signals between two channels are calculated, time error values are calculated based on the least mean square (LMS) method, and real-time correction of the time errors are achieved through a compensation structure. The real-time correction method of the time error of the time-interleaved analog-digital conversion system combines estimation and compensation of the time errors together, and achieves the purpose of real-time correction with less in hardware and low in complexity.

Description

technical field [0001] The invention relates to a time error real-time correction method of a Time Alternate Analog-to-Digital Conversion (TIADC) system based on a Least Mean Square (LMS, Least Mean Square) method, and belongs to the technical field of high-speed and high-precision analog-to-digital conversion. Background technique [0002] Analog-to-digital converter (ADC), as the interface between analog technology and digital technology, is widely used in modern electronic systems such as radar, medical equipment, and communication systems. With the continuous advancement of digital integrated circuits and digital signal processing technologies, higher requirements are placed on the speed and precision of ADCs. However, due to the limitations of device technology, it is difficult for traditional ADCs to meet the requirements of both high precision and high speed. [0003] It is the current development direction of high-speed, high-precision ADC to use multiple relatively ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/10
Inventor 刘素娟齐佩佩王俊山张美慧姜文姝
Owner BEIJING UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap