Failure testing method of embedded flash memory
A failure testing and embedded technology, applied in static memory, instruments, etc., can solve problems such as low test efficiency and long test time
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] The failure testing method of the embedded flash memory proposed by the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.
[0031] figure 2 It is a flowchart of a failure testing method for an embedded flash memory according to an embodiment of the present invention.
[0032] Step 1: providing an embedded flash memory;
[0033] Such as image 3 As shown, the embedded flash memory includes a memory cell array 200, the memory cell array 200 includes m word lines 201, n bit lines 202 and s source lines 203, m, n and s are all greater than or equal to 1 an integer of ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com