Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for reducing soft error rate of processor

A soft error rate, processor technology, applied in the direction of electrical digital data processing, error detection/correction, instruments, etc., can solve problems such as incorrect instruction execution, achieve the effect of improving performance power consumption ratio and reducing soft error rate

Active Publication Date: 2013-10-23
INST OF COMPUTING TECH CHINESE ACAD OF SCI
View PDF4 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Because an error in the program counter will almost certainly cause an incorrect instruction to be executed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for reducing soft error rate of processor
  • Method and system for reducing soft error rate of processor
  • Method and system for reducing soft error rate of processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The technical solutions of the present invention will be described in detail below in conjunction with the embodiments and the accompanying drawings.

[0036] figure 1 It is a flow chart of the method for reducing the soft error rate of the processor according to the present invention, including: the step of building a prediction model (S11), the step of identifying program fragments (S12), the step of obtaining statistical features (S13), and the step of predicting the best configuration (S14) and an adjustment step (S15).

[0037] The predictive model building step (S11), constructing a predictive model using machine learning methods to predict the optimal configuration of the processor that can reduce the soft error rate of the processor with low overhead.

[0038] Between the statistical feature space X and the processor optimal configuration space Y, a predictive model f:X→Y is constructed using machine learning methods. To build a predictive model, use x(x 1 ,x...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and system for reducing soft error rate of a processor. The method comprises the following steps: constructing a prediction model: adopting a machine learning method to construct the prediction model, so as to predict processor optimum configuration capable of reducing soft error rate of the processor with low cost; recognizing program segments: dividing a program into a plurality of continuous program segments during program running; obtaining statistical characteristics: obtaining the statistical characteristics of the program segments within a short period of time when the program segments are run initially; predicting optimum configuration: inputting the obtained statistical characteristics into the prediction model, so as to predict the processor optimum configuration corresponding to the program segments as predicting results; adjusting: according to the predicting results, adjusting processor components configuration, so as to reduce the soft error rate of the processor under the condition that performance power consumption ratio is maintained or improved. According to the method and the system for reducing soft error rate of the processor, the purpose that the reduction of soft error rate of the processor with low cost is achieved through dynamically adjusting the processor components configuration is achieved.

Description

technical field [0001] The invention relates to processor reliability technology, in particular to a method and system for reducing processor soft error rate with low overhead. Background technique [0002] As Moore's Law continues to be effective, the number of transistors integrated on a single chip still maintains an exponential growth trend. Semiconductor devices, especially processors, have been greatly improved in terms of functionality and performance. However, every technological innovation also introduces some new problems that hinder the development of technology. In recent years, soft errors caused by high-energy particles bombarding semiconductor devices causing logic bit flips have emerged. With the continuous development of chip technology, soft errors have become an important problem hindering the development of chips. [0003] Single logic bit flips can be caused when high-energy particles, such as neutrons from cosmic rays and alpha particles from packagi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/00
Inventor 尹一笑陈云霁胡伟武
Owner INST OF COMPUTING TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products