Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Process Mapping Method Based on Local Minimization of Robdd and Area Delay Optimization

A technology of local minimum and process mapping, applied in the direction of program control devices, etc., can solve problems such as constraints, alternative division, inefficiency, delay and area, and achieve memory and time reduction, area and delay reduction, and operational efficiency improvement Effect

Active Publication Date: 2017-05-24
XIDIAN UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The purpose of the embodiments of the present invention is to provide a process mapping method based on local minimization of ROBDD and area delay optimization, which aims to solve the inefficiency of generating all alternative partitions and the interaction between delay and area existing in the existing process mapping method. Constraints

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Process Mapping Method Based on Local Minimization of Robdd and Area Delay Optimization
  • Process Mapping Method Based on Local Minimization of Robdd and Area Delay Optimization
  • Process Mapping Method Based on Local Minimization of Robdd and Area Delay Optimization

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0046] In order to make the object, technical solution and advantages of the present invention more clear, the present invention will be further described in detail below in conjunction with the examples. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0047] The application principle of the present invention will be further described below in conjunction with the accompanying drawings and specific embodiments.

[0048] Such as figure 1 As shown, the method of process mapping based on local minimization of ROBDD and area delay optimization in the embodiment of the present invention is applied to the process mapping in the electronic design automation (EDA) software development process that supports FPGA development, and it integrates the logic of the previous step The generated Boolean network is converted into a LUT network and provided to the next step of packaging for...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a local minimization ROBDD (reduced ordered binary decision diagram) and area delay optimization based process mapping method. The process mapping method includes: generating partial optional partitions through domain nodes of the ROBDD, and loosening node delay on non-critical paths to optimize area. For a logical optimization part, shared data structure of a minimization Local ROBDD is adopted, circuit decomposition efficiency is improved by the aid of domain nodes and operation of the ROBDD, and waste of time and memory due to the fact that all the optional partitions are enumerated is avoided; for a structure optimization part, the idea that a classical algorithm Flowmap is used for delay tag minimization of the nodes of a circuit is improved, min-height min-cost coverage is performed in critical paths, and min-cost coverage is performed in the non-critical paths. The shortcomings of mutual restriction of inefficiency as well as delay with the area of all the generated optional partitions are overcome, requirements of a field-programmable device chip on input number of LUTs (look up table) are met, and the objectives of circuit area and delay optimization can be achieved.

Description

technical field [0001] The invention belongs to the technical field of SOPC development of Field Programmable Devices, in particular to a process mapping method based on local minimum ROBDD and area delay optimization. Background technique [0002] With the rapid development of microelectronics technology, digital system applications have basically experienced discrete components, small-scale integrated circuits (SSI), medium-scale integrated circuits (MSI), large-scale integrated circuits (LSI) and very large-scale integrated circuits (VLSI). In the application process, the basic characteristics of digital system applications have experienced the development of small and medium-sized standard general-purpose integrated circuits, user-customized application-specific integrated circuits (ASICs) and field programmable devices (FPGAs). Although application-specific integrated circuits (ASICs) have high speed and low power consumption, their design and manufacturing cycle is lon...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/44
Inventor 段振华李文露黄伯虎田聪张南王小兵
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products