Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SM4 algorithm encryption unit based on FPGA chip and USB interface chip

A USB interface and encryption device technology, applied in the field of information security, can solve the problems of poor security and slow operation speed, and achieve the effects of high security, convenient use, and fast data encryption and decryption speed.

Inactive Publication Date: 2014-08-06
LANGCHAO ELECTRONIC INFORMATION IND CO LTD
View PDF2 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition to occupying host resources, this method has slow computing speed and poor security.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SM4 algorithm encryption unit based on FPGA chip and USB interface chip
  • SM4 algorithm encryption unit based on FPGA chip and USB interface chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] Below with reference to accompanying drawing, the present invention is further described by specific embodiment:

[0025] An SM4 algorithm encryption device based on FPGA and USB interface chip, including USB interface chip, field programmable gate array (FPGA) chip, USB interface control module realized by FPGA, SM4 algorithm IP core, SM4 algorithm control module and chip Internal RAM,

[0026] Among them, the USB interface chip implements the USB2.0 bus protocol and interacts with the FPGA local side;

[0027] FPGA chip, as the core unit of the device, controls and schedules each module of the system;

[0028] The USB interface control module, a sub-module of the FPGA, realizes the control of the USB interface chip;

[0029] SM4 algorithm IP core, FPGA sub-module, realizes domestic SM4 symmetric encryption algorithm;

[0030] SM4 algorithm control module, a sub-module of FPGA, realizes the control of SM4 algorithm IP core;

[0031] On-chip RAM, a sub-module of FPG...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an SM4 algorithm encryption unit based on an FPGA chip and a USB interface chip. The SM4 algorithm encryption unit based on the FPGA chip and the USB interface chip comprises the USB interface chip, the FPGA chip, a USB interface control module, an SM4 algorithm IP core, an SM4 algorithm control module and an on-chip RAM, wherein the USB interface control module, the SM4 algorithm IP core, the SM4 algorithm control module and the on-chip RAM are realized through the FPGA chip. In the SM4 algorithm encryption unit, the FPGA chip serves as a control core, and the SM4 algorithm IP core and the related control module are realized through the VHDL design; the SM4 algorithm encryption unit is connected to a user terminal through a USB interface, it is guaranteed that important data of a user are transmitted in a ciphertext mode in the network, and consequently quick operation and secure transmission of the data are achieved. The SM4 algorithm encryption unit based on the FPGA chip and the USB interface chip has the advantages of being high in data encryption and decryption speed, high in security, convenient to use and the like.

Description

technical field [0001] The invention relates to the field of information security, and is mainly used for encryption and decryption of important data in systems such as networks, finance, and telecommunications, and can meet the security requirements of block cipher applications and ensure the security of transactions. The core is to use FPGA and USB interface chip, design SM4 symmetric cryptographic algorithm IP core and corresponding control module through FPGA, use hardware description language VHDL to design an efficient state machine to control data encryption and decryption, and use USB interface chip to make data transmission The process becomes fast. technical background [0002] The SM4 algorithm is a symmetric cryptographic algorithm approved by the State Cryptography Administration, and is mainly used in wireless LAN products. The block length of this algorithm is 128 bits, and the key length is 128 bits. Both the encryption algorithm and the key expansion algor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/06H04L9/00
Inventor 苏振宇
Owner LANGCHAO ELECTRONIC INFORMATION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com