Supercharge Your Innovation With Domain-Expert AI Agents!

Grid drive circuit of flat-panel display and low-power-consumption output module thereof

A gate drive circuit, flat panel display technology, applied in static indicators, instruments, etc., can solve the problems of difficulty in ensuring signal integrity, complex driving principles, and multiple glass areas, and achieve simple structure, simple peripheral driving, and glass area. small effect

Active Publication Date: 2014-08-27
SOUTH CHINA UNIV OF TECH +1
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

AC drive technology is widely used by flat panel display manufacturers due to its simple circuit working principle and fewer TFT devices. However, the gate drive circuit using AC drive technology pulls up the external clock signal on the drain of the TFT to provide array Due to the large size of the pull-up TFT and the large parasitic capacitance, the dynamic power consumption of the output stage cannot be avoided. Especially in large-size and high-resolution displays, dynamic power consumption becomes the main power consumption of the circuit. The gate integrated drive circuit using DC drive technology, the drive principle of the gate integrated drive circuit with DC drive technology is complex, requires more TFT devices, not only consumes more glass area, but also more wiring, which is easy to cause signal Interference and loss, difficult to ensure signal integrity

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Grid drive circuit of flat-panel display and low-power-consumption output module thereof
  • Grid drive circuit of flat-panel display and low-power-consumption output module thereof
  • Grid drive circuit of flat-panel display and low-power-consumption output module thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] figure 1 It is a schematic diagram of a multi-level gate driving circuit in this embodiment, and the gate driving circuit includes a plurality of cascaded driving units. Such as figure 2 As shown, each driving unit includes transistors T101-T115 and capacitors C101-C102;

[0047] The gate of the transistor T103 and the gate of the transistor T104 are respectively connected to the clock signal line CLK1; the drain of the transistor T3 is connected to the power line VDD; the source of the transistor T3 is connected to the drain of the transistor T4; the source of the transistor T104 is respectively connected to the The drain of the transistor T105, the drain of the transistor T111, the first end of the capacitor C102, the gate of the transistor T108, and the gate of the transistor T110 are connected; the gate of the transistor T105 and the gate of the transistor T106 are respectively connected to the signal input terminal VIN The source of the transistor T105 is connec...

Embodiment 2

[0063] The gate drive circuit of this embodiment includes a plurality of cascaded drive units, such as Figure 5 As shown, each driving unit includes transistors T201-T216 and capacitors C201-C202;

[0064] The gate of the transistor T203 and the gate of the transistor T204 are respectively connected to the first clock signal line CLK1; the drain of the transistor T203 is connected to the first power line VDD; the source of the transistor T203 is connected to the drain of the transistor T204; the drain of the transistor T204 The source is respectively connected to the drain of the transistor T205, the drain of the transistor T211, the first end of the capacitor C202, the gate of the transistor T208, and the gate of the transistor T210; the gate of the transistor T205 and the gate of the transistor T206 are respectively connected to the input The terminal VIN is connected; the source of the transistor T205 is connected to the drain of the transistor T206; the source of the tran...

Embodiment 3

[0075] The gate drive circuit of this embodiment includes a plurality of cascaded drive units, such as Figure 7 As shown, each driving unit includes each driving unit includes transistors T301-T313 and a first capacitor;

[0076] The drain of the transistor T303 is connected to the first power line VDD; the gate of the transistor T303, the gate of the transistor T301, the gate of the transistor T302, and the source of the transistor T304 are respectively connected to the first clock signal line CLK1; the source of the transistor T303 , the drain of the transistor T304, the drain of the transistor T310, and the gate of the transistor T306 are respectively connected to the gate of the transistor T308; the gate of the transistor T304, the source of the transistor T302, the drain of the transistor T311, and the gate of the transistor T305 respectively connected to the first end of the first capacitor;

[0077] The drain of the transistor T301 is connected to the input terminal V...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-power-consumption output module of a grid drive circuit of a flat-panel display. The low-power-consumption output module comprises a plurality of output modules of a drive unit, wherein the output modules of the drive unit are cascaded, and each output module of the drive unit comprises a cascade output level, an output level and a control end. Each cascade output level is connected with an alternating-current signal line and is driven by an alternating-current signal. Each output level is connected with a direct-current signal line and is driven by the direct-current signal. Each cascade output level is connected with the output level of the drive unit of the next level. An output signal of each output level directly drives line pixels. An output signal of the corresponding cascade output level is used as an input signal of each control end, and the control end controls the switching-on state and the switching-off state of the corresponding output level. The invention further discloses the grid drive circuit of the flat-panel display, wherein the grid drive circuit of the flat-panel display comprises the output module. The output module is simple in structure and consumes a small area of glass, and by the adoption of the output module, the main dynamic power consumption of the grid drive circuit can be reduced.

Description

technical field [0001] The invention relates to a gate drive technology of a flat panel display, in particular to a gate drive circuit of a flat panel display and a low power consumption output module thereof. Background technique [0002] There are two ways to realize the gate drive of flat panel display. One is realized by CMOS integrated circuit. CMOS technology is mature and fast. Often large-scale displays use CMOS gate drive technology, but because CMOS technology is not compatible with TFT technology , Need to add additional process, such as COG technology; CMOS is smaller than TFT area, need to sacrifice some frame area to connect CMOS chip with TFT array. Another method is to use gate drivers composed of TFTs instead of CMOS integrated circuits. The advantages include reducing process steps and realizing narrow borders; the disadvantages are that in large-size displays, too long leads and too many devices will lead to poor yields. decline. In small and medium-size...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G09G3/20
Inventor 吴为敬张立荣宋小锋周雷徐苗王磊彭俊彪
Owner SOUTH CHINA UNIV OF TECH
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com