Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Reference memory cell bias voltage generator and bias voltage supply method

A generator and bias voltage technology, applied in the field of serial interface flash memory, can solve problems such as memory cell degradation, reference memory cell damage, and reduce the reading boundary of serial interface flash memory, so as to reduce read interference Effect

Active Publication Date: 2017-04-12
WINBOND ELECTRONICS CORP
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The read disturbance will reduce the read margin of the serial interface flash memory, thereby affecting the performance of the serial interface flash memory.
[0003] In the existing technical field, the bias voltage applied to the reference memory cell in the serial interface flash memory is continuously applied when the serial interface flash memory performs a read operation, especially a continuous address read operation. On the gate of the reference memory cell, therefore, in the case of long-term receiving bias voltage, the memory cell is usually degraded
In particular, for serial interface flash memory operating at a low operating frequency, the bias voltage applied to the reference memory cell is longer, and the damage to the reference memory cell will be more serious

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Reference memory cell bias voltage generator and bias voltage supply method
  • Reference memory cell bias voltage generator and bias voltage supply method
  • Reference memory cell bias voltage generator and bias voltage supply method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] Please refer to the following figure 1 , figure 1 A schematic diagram of a bias voltage generator 100 for a reference memory cell according to an embodiment of the present invention is shown. The bias voltage generator 100 is suitable for a serial interface flash memory, such as a Serial Peripheral Interface (SPI) flash memory. The bias voltage generator 100 includes a data read detector 110 , an off signal generator 120 and an output stage controller 130 . The data read detector 110 receives the sense amplifier enable signal SSAEN and the sense amplifier latch signal SSALAT, both of which are timing signals in a synchronous timing system, according to the sense amplifier enable signal SSAEN and the sense amplifier latch transition point of signal SSALAT to generate detection signal DET. The cutoff signal generator 120 is coupled to the data reading detector 110 . The off signal generator 120 receives and generates the off signal OFFSIG through a time delay accordin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a bias generator of reference storage cell and a bias supply method. The bias generator of the reference storage cell comprises a data reading detector, a cut-off signal generator and an output stage controller. The data reading detector receives a sense amplifier enable signal and a sense amplifier latch-up signal. The data reading detector generates a detection signal according to the turning point of the sense amplifier enable signal and the sense amplifier latch-up signal. The cut-off signal generator receives the detection signal and generates a cut-off signal based on the detection signal through a time delay. Starting time of the cut-off signal is determined by the time delay. The output stage controller provides a bias supply signal or interrupts generation of the bias supply signal based on the cut-off signal.

Description

technical field [0001] The present invention relates to a serial interface flash memory, and in particular to a bias voltage generator suitable for a reference memory cell of the serial interface flash memory. Background technique [0002] In the existing technical field, when the serial interface flash memory is read, the gate bias of the reference memory cell is required to cause the so-called read disturb effect. The effect of the above-mentioned read disturb depends on the magnitude of the biased voltage and the duration of the biased gate of the reference memory cell. The read disturb will reduce the read margin of the serial interface flash memory, thereby affecting the performance of the serial interface flash memory. [0003] In the existing technical field, the bias voltage applied to the reference memory cell in the serial interface flash memory is continuously applied when the serial interface flash memory performs a read operation, especially a continuous addres...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C7/10G11C7/16
Inventor 林宏学
Owner WINBOND ELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products