Unlock instant, AI-driven research and patent intelligence for your innovation.

floating point adder circuit

A circuit and floating-point technology, applied in the field of dynamic bit expansion and shifting technology, can solve expensive and other problems

Active Publication Date: 2018-05-22
ALTERA CORP
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, performing normalization can be expensive in terms of circuit area as well as operational latency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • floating point adder circuit
  • floating point adder circuit
  • floating point adder circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] Embodiments of the present invention relate to performing floating point arithmetic operations in integrated circuits, and more particularly to dynamic bit extension and shifting techniques for floating point operations.

[0020] Floating point arithmetic is typically implemented according to the IEEE754 standard, which defines floating point numbers as having a sign, mantissa, and exponent, and where it is required that the mantissa be always normalized because the standard implies a leading "1". Furthermore, floating-point addition and subtraction require the mantissas of the floating-point operands to be aligned in such a way that the exponents of the floating-point operands are equal.

[0021] Situations in which several floating-point addition or subtraction operations are performed sequentially (for example, addition of two or more numbers in a tree structure) frequently arise. Such sequential addition or subtraction operations require normalization of the mantiss...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to floating point adder circuits. An integrated circuit for performing a floating-point addition or subtraction operation involving at least three floating-point numbers is provided. The preprocessing of the floating point numbers is performed by dynamically extending the number of mantissa bits, determining the floating point number with the largest exponent, and right shifting the mantissas of the other floating point numbers. Each extended mantissa has at least twice the number of bits entered into the floating point operation. The exact bit extension depends on the number of floating point numbers to be added. Right-shifts the mantissas of all floating-point numbers with exponents less than the largest exponent. The number of right shifts depends on the difference between the largest exponent and the corresponding floating point exponent.

Description

[0001] This application claims priority to US Patent Application No. 14 / 019,196, filed September 5, 2013, which is hereby incorporated by reference in its entirety. technical field [0002] The present invention relates to performing floating point arithmetic operations in integrated circuits, and more particularly to dynamic bit extension and shifting techniques for floating point operations. Background technique [0003] Floating point arithmetic is generally implemented according to the IEEE754 standard, which defines floating point numbers as having a sign, mantissa, and exponent, with the requirement that the mantissa be always normalized because the standard implies a leading "1". However, performing normalization can be expensive in terms of circuit area as well as operational latency. Some floating-point operations also require that floating-point operands be manipulated as part of the floating-point operation. For example, floating-point addition and subtraction re...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F7/485
CPCG06F7/485G06F5/012G06F7/49915G06F17/10G06F2207/483
Inventor T·柴可夫斯基
Owner ALTERA CORP