Cell structure of VDMOS (Vertical Double-diffused Metal Oxide Semiconductor) device and manufacturing method of cell structure
A manufacturing method and cell technology, which are applied in the manufacture of semiconductor/solid-state devices, semiconductor devices, electrical components, etc., can solve the problems of large on-resistance and large on-resistance of VDMOS devices, and achieve enhanced conduction capability and conduction. The effect of resistance reduction and production cost reduction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] The first embodiment of the present invention provides a cell structure of a VDMOS device. figure 2 It is a structural diagram of the cell structure of a VDMOS device according to the first embodiment of the present invention. Such as figure 2 As shown, the cell structure of the VDMOS device includes: a drain region 21; an N-epitaxial layer 22 on the drain region 21; a P-well region 23 on the N-epitaxial layer 22; The P-well region 23 and the N-type first region 24 in the N-epitaxial layer 22, wherein the N-type first region 24 penetrates the P-well region 23 in the longitudinal direction and is connected to the N- The epitaxial layer 22 is connected; the gate structure 25 located on the P-well region 23; and the N+ source region 26 located in the P-well region 23.
[0041] It should be noted that the N-type first region 24 penetrates the "longitudinal" in the P-well region 23 in the longitudinal direction. figure 2 Middle is the direction from the P-well region 23 to t...
Embodiment 2
[0049] The second embodiment of the present invention provides a method for manufacturing a cell structure of a VDMOS device. image 3 It is a flow chart of the manufacturing method of the cell structure of the VDMOS device in the second embodiment of the present invention. Such as image 3 As shown, the manufacturing method of the cell structure of the VDMOS device includes:
[0050] S301: Provide a semiconductor material including a drain region and an N-epitaxial layer formed on the drain region.
[0051] In this step, by providing a semiconductor material including a drain region and an N-epitaxial layer formed on the drain region, it can provide a basis for the subsequent formation of other parts of the cell structure of the VDMOS device.
[0052] S302, forming a P-well region on the N-epitaxial layer.
[0053] Specifically, a P-well region is formed on the N-epitaxial layer by light doping with P-type ions. Moreover, the doping concentration of the P-well region can be adjust...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
