Unlock instant, AI-driven research and patent intelligence for your innovation.

Wafer-level preparation method of glass substrate integrating chip heat dissipation structure and passive devices

A technology of passive devices and heat dissipation structures, applied in the direction of microstructure technology, microstructure devices, manufacturing microstructure devices, etc., can solve the problems of device performance and system integration, such as adverse effects, and achieve good heat dissipation, improve system performance, The effect of saving surface space

Active Publication Date: 2017-01-25
SOUTHEAST UNIV
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Silicon is a semiconductor material with conductive properties. During the preparation process, leakage, parasitic capacitance, unnecessary signal coupling and other effects will inevitably occur, which will adversely affect the performance of the device and the integration of the system.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wafer-level preparation method of glass substrate integrating chip heat dissipation structure and passive devices
  • Wafer-level preparation method of glass substrate integrating chip heat dissipation structure and passive devices
  • Wafer-level preparation method of glass substrate integrating chip heat dissipation structure and passive devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] A wafer-level preparation method for a glass substrate integrating a chip heat dissipation structure and passive devices, comprising the following steps:

[0036] Step 1, dry etching the silicon wafer to form a silicon mold wafer 1, so that the silicon mold wafer 1 contains an array of grooves 2 containing embedded passive device structure mold 3, such as figure 1 As shown, the unetched silicon between the groove array 2 is used for subsequent dry etching. Among them, the thickness of the silicon wafer is 525um; the dry etching is deep reactive ion etching, and the etching depth is 300um. The shape of the groove array 2 includes a zigzag column, a square spiral column, a hexagonal spiral column, an octagonal spiral column, a circular spiral column, or a double cuboid, or a coaxial double annular column.

[0037] Step 2, using the silicon substrate as the seed layer, electroplating copper to fill the groove array 2, and electroplating copper to form a buried passive dev...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a wafer-level preparation method of a glass substrate integrating a chip heat radiation structure and passive devices. The wafer-level preparation method comprises the following steps of dry-etching a silicon wafer to form a silicon mold wafer which internally comprises a groove array of each passive device; electroplating to embed metallic copper in each groove array at the interior of the silicon mold wafer so as to form each passive device; dry-etching the silicon mold wafer after being subjected to the electroplating process so as to form the chip heat radiation structure; performing anodic bonding for a glass wafer and the chip heat radiation structure in a vacuum; heating the bonded wafer to enable glass to flow backwards and fill with gaps among the passive devices; annealing and cooling to form a backflow wafer; completely grinding and polishing an all-glass substrate on the upper surface of the backflow wafer and an all-silicon-wafer substrate on the lower surface of the backflow wafer; and depositing a metal adhesive layer and electroplating a metal conductive layer to form the glass substrate which integrates a heat radiation function and the passive devices and is used as a three-dimensional glass adapter plate or a three-dimensional passive device. According to the wafer-level preparation method, as the way of firstly electroplating and then reflowing is adopted, the process difficulty is reduced, the prepared passive devices are excellent in performance, and the chip heat radiation structure is integrated.

Description

technical field [0001] The invention relates to the preparation technology of a substrate adapter plate in the field of micro-electromechanical system packaging technology, in particular to an adapter plate-type glass substrate structure with heat dissipation function and containing passive devices and a preparation method thereof. Background technique [0002] The traditional passive device manufacturing process uses surface processing technology to prepare passive devices such as inductors on the silicon surface. Usually, the performance of passive devices is closely related to the height. Increasing the height can reduce the skin effect and improve the performance of the device. performance. However, the surface processing technology limits the height of the device, so it is difficult to further increase the height of the device to improve the performance of the device simply through the surface processing technology. On this basis, in order to improve the performance, t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): B81C1/00
CPCB81C1/00015B81C1/00206
Inventor 尚金堂罗斌马梦颖
Owner SOUTHEAST UNIV