Unlock instant, AI-driven research and patent intelligence for your innovation.

Word line driving circuit

A word line driving and driving circuit technology, applied in the field of memory circuits, can solve the problems of long charging and discharging time, waste of electric charge, etc., and achieve the effect of saving charging and discharging time and reducing power consumption

Active Publication Date: 2016-07-27
GIGADEVICE SEMICON (BEIJING) INC
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] During the continuous charge-discharge process of the programming voltage VPP, since the programming voltage VPP is applied to the address decoding circuit and the end drive circuit respectively, the address decoding circuit contains most of the capacitive load, when VPP is charging-discharging It is easy to cause a waste of charge and require a long charge and discharge time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Word line driving circuit
  • Word line driving circuit
  • Word line driving circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] Figure 1a It is a structural diagram of a word line driving circuit provided in Embodiment 1 of the present invention, as shown in Figure 1a As shown, the word line driving circuit includes a voltage regulator 10 , an address decoding circuit 20 and an end driving circuit 30 .

[0035] The signal input end of address decoding circuit 20 is connected with address bus 40; connected to decode the address signal and output a control signal to drive the end driver circuit 30 when the fixed voltage input by the external power supply 50 is applied. Wherein, the address signals input from the address bus 40 to the address decoding circuit 20 are high-level signals and low-level signals respectively, the voltage value of the high-level signal is the device internal voltage value VDD, and the voltage value of the low-level signal is 0. The address decoding circuit 20 outputs a control signal after decoding the address signal, and the output control signal is the decoded address...

Embodiment 2

[0041] Figure 2a It is a structural diagram of a word line driving circuit provided in Embodiment 2, such as Figure 2a As shown, the word line driving circuit includes a voltage regulator 10 , an address decoding circuit 20 and an end driving circuit 30 . The fixed voltage output by external power supply 50 is respectively input to address decoding circuit 20 and voltage regulator 10; when the fixed voltage of external power supply 50 is input to address decoding circuit 20, address decoding circuit 20 will come from Decode the address signal above, and output the control signal (decoded address signal) to the end driver circuit 30. When the end driver circuit 30 receives the voltage output from the voltage regulator 10, the control signal controls the end driver circuit 30 to drive the word line to complete the read or write operation on the memory cell 60, wherein one end of the address decoding circuit 20 is grounded.

[0042] On the basis of the above examples, if Fi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a word line driving circuit which comprises a voltage regulator, an address decoding circuit and a tail end driving circuit. The signal input end of the address decoding circuit is connected with an address bus. The power signal input end of the address decoding circuit is connected with an external power source. The signal output end of the address decoding circuit is connected with the signal input end of the tail end driving circuit. The address decoding circuit is used for decoding an address signal when fixed voltage input by the external power source is applied and outputting the control signal to drive the tail end driving circuit. The input end of the voltage regulator is connected with an external power source. The output end of the voltage regulator is connected with the signal input end of a power source of the tail end driving circuit. The voltage regulator is used for regulating the input fixed voltage so as to change voltage applied to the tail end driving circuit. The signal output end of the tail end driving circuit is connected with a storage unit. The tail end driving circuit is used for driving word lines of the storage unit. The word ling driving circuit can lower power consumption and shorten the charging and discharging time.

Description

technical field [0001] The present invention relates to a memory circuit, in particular to a word line driving circuit. Background technique [0002] During the erasing or writing operation of the Flash memory, a word line needs to be selected, and a programming voltage (VPP) is input to the memory cells on the word line. Because the read or write operation needs to apply different voltages to the memory cells, it is necessary to change the voltage value of VPP multiple times during the erase or write operation. Every time the VPP voltage value is changed, it is usually necessary to reduce VPP to a lower value, such as the power supply voltage VDD, and then use a boost circuit such as a charge pump to re-establish VPP to the target voltage. [0003] During the continuous charge-discharge process of the programming voltage VPP, since the programming voltage VPP is applied to the address decoding circuit and the end drive circuit respectively, the address decoding circuit con...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G11C16/08
CPCG11C16/08
Inventor 陈晓璐刘铭
Owner GIGADEVICE SEMICON (BEIJING) INC